Chen-Yu Tsai 71f32f56cb clk: sunxi: Add support for sun9i A80 USB clocks and resets
The USB controller/phy clocks and reset controls are in a separate
address block, unlike previous SoCs where they were in the clock
controller. Also, access to the address block is controlled by a
clock gate to AHB.

Add support for resets requiring a clock to be enabled when
asserting/deasserting the reset controls, and add the sun9i USB
clocks.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2015-02-23 09:25:54 +01:00
..
2015-02-02 14:23:42 -08:00
2015-02-02 14:23:42 -08:00
2015-02-02 14:23:42 -08:00
2015-01-20 10:10:51 -08:00
2014-07-28 23:30:46 -07:00
2013-05-31 12:07:45 -07:00
2014-05-27 18:29:04 -07:00
2015-01-20 10:10:51 -08:00