Chen-Yu Tsai 71f32f56cb clk: sunxi: Add support for sun9i A80 USB clocks and resets
The USB controller/phy clocks and reset controls are in a separate
address block, unlike previous SoCs where they were in the clock
controller. Also, access to the address block is controlled by a
clock gate to AHB.

Add support for resets requiring a clock to be enabled when
asserting/deasserting the reset controls, and add the sun9i USB
clocks.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2015-02-23 09:25:54 +01:00
..
2015-02-15 11:11:47 -08:00
2015-02-17 09:27:54 -08:00
2015-02-19 20:58:42 -06:00
2015-02-17 09:27:54 -08:00
2015-02-15 10:48:44 -08:00
2015-02-12 09:16:56 -08:00
2015-02-03 15:48:51 -08:00
2015-02-03 15:58:39 -08:00
2015-02-18 09:05:48 -08:00
2015-02-15 10:48:44 -08:00
2015-02-18 08:01:44 -08:00
2015-02-04 09:15:18 +01:00
2015-02-18 09:43:46 -08:00
2015-02-17 09:38:59 -08:00
2015-02-15 10:24:55 -08:00
2015-02-18 08:40:29 +01:00
2015-02-18 09:05:48 -08:00
2015-02-21 19:16:42 -08:00
2015-02-17 09:38:59 -08:00
2015-02-15 10:24:55 -08:00
2015-02-11 10:28:45 -08:00
2015-02-03 15:58:39 -08:00