Laxman Dewangan ffa05e450c ARM: tegra: Add OF_DEV_AUXDATA for SLINK driver in board dt
Add OF_DEV_AUXDATA for slink driver for Tegra20 and Tegra30
board dt files.
Set the parent clock of slink controller to PLLP and configure
clock to 100MHz.

Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
2012-11-05 11:36:23 -07:00
..
2012-11-05 11:36:06 -07:00
2012-10-16 11:14:40 -06:00
2012-09-06 11:47:20 -06:00
2012-11-05 11:36:06 -07:00
2012-02-26 14:44:19 -08:00
2010-08-05 14:57:02 -07:00
2012-11-05 11:36:06 -07:00
2012-11-05 11:36:06 -07:00
2012-11-05 11:36:06 -07:00
2012-10-01 18:32:45 -07:00
2012-11-05 11:36:06 -07:00
2012-11-05 11:36:06 -07:00
2012-02-06 18:25:01 -08:00
2012-11-05 11:36:06 -07:00
2012-11-05 11:36:06 -07:00
2012-11-05 11:36:06 -07:00