Chris Dearman fe99f1b184 [MIPS] lockdep: Deal with interrupt disable hazard in TRACE_IRQFLAGS
Between the mtc0 or di instruction that disables interrupts and the
following hazard barrier a processor may still take interrupts.  If an
interrupt is taken after interrupts are disabled but before the state
is updated it will appear to restore_all that it is incorrectly returning
with interrupts disabled.

Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2007-03-29 23:46:35 +01:00
..
2005-11-07 18:05:37 +00:00
2007-03-07 00:07:16 +00:00
2007-03-29 23:46:35 +01:00
2007-03-24 17:01:50 +00:00
2007-02-26 23:06:05 +00:00
2007-02-26 23:06:05 +00:00
2007-03-07 00:07:18 +00:00
2007-02-26 23:06:05 +00:00