Stephen Boyd ebd47c8434 Merge branches 'clk-bulk-fix', 'clk-at91' and 'clk-sprd' into clk-next
- Make clk_bulk_get_all() return an 'id' corresponding to clock-names

* clk-bulk-fix:
  clk: Make clk_bulk_get_all() return a valid "id"

* clk-at91:
  clk: at91: allow 24 Mhz clock as input for PLL
  clk: at91: select parent if main oscillator or bypass is enabled
  clk: at91: fix update bit maps on CFG_MOR write

* clk-sprd:
  clk: sprd: add missing kfree
2019-09-19 15:31:59 -07:00
..
2019-09-17 22:53:34 -07:00
2019-05-30 16:33:37 -07:00
2019-05-16 09:19:14 -07:00
2019-09-06 15:22:29 -07:00
2018-12-11 09:57:47 -08:00
2019-05-07 11:46:02 -07:00
2019-04-26 10:40:49 -07:00
2018-07-06 13:44:06 -07:00
2019-05-07 11:46:02 -07:00
2019-07-15 20:18:40 -07:00
2019-09-06 15:22:29 -07:00