Borislav Petkov d16149e8c3 amd64_edac: cleanup f10_early_channel_count
Do not read DCLR[01] again since this is done in
amd64_read_mc_registers() earlier. There can be more than two physical
DIMMs present so clamp the channels value to max 2. Also, do not report
DCT data width - it is also done earlier.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
2009-12-07 19:14:29 +01:00
..
2009-06-18 13:03:57 -07:00
2008-07-25 10:53:48 -07:00
2009-10-29 07:39:30 -07:00
2009-04-02 19:05:03 -07:00
2009-04-02 19:05:03 -07:00