Jerome Brunet
7df533a7e3
clk: meson: add gen_clk
...
GEN_CLK is able to route several internal clocks to one of the SoC
pads. In the future, even more clocks could be made accessible using
cts_msr_clk - the clock measure block.
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
2018-07-09 13:49:31 +02:00
..
2018-05-15 14:19:43 +02:00
2018-05-15 14:19:43 +02:00
2018-07-09 13:48:26 +02:00
2018-07-09 13:48:26 +02:00
2018-07-09 13:49:31 +02:00
2018-07-09 13:49:31 +02:00
2018-05-21 11:31:29 +02:00
2018-07-09 13:47:22 +02:00
2018-05-18 12:08:29 +02:00
2018-06-09 12:06:24 -07:00
2018-05-18 12:08:29 +02:00
2018-07-09 13:47:22 +02:00
2018-07-09 13:48:25 +02:00
2018-07-09 13:48:59 +02:00
2018-05-18 12:08:29 +02:00
2018-05-18 12:08:29 +02:00
2018-06-09 12:06:24 -07:00
2018-07-09 13:49:31 +02:00
2018-07-09 13:49:31 +02:00
2018-07-09 13:48:26 +02:00
2018-07-09 13:48:59 +02:00
2018-06-09 12:06:24 -07:00
2018-05-18 12:08:29 +02:00
2018-05-15 14:19:42 +02:00
2018-05-15 14:19:42 +02:00
2018-07-09 13:48:25 +02:00