Chew, Chiau Ee c50325f7bc spi/pxa2xx: Restore private register bits.
The Intel LPSS SPI private register bits have to be restored
when system resume from S3 suspend.

Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
2013-11-28 11:23:37 +00:00
..
2013-11-19 15:53:02 -05:00
2013-11-07 19:24:20 +01:00
2013-11-19 01:06:28 +01:00
2013-11-15 09:32:23 +09:00
2013-11-20 13:05:25 -08:00
2013-11-14 11:04:38 -08:00
2013-11-15 14:05:15 -08:00
2013-11-22 10:53:47 -08:00
2013-11-18 15:35:09 -08:00