Alan Cox c48052cc36 [libata] pata_amd: program FIFO
With 32bit PIO we can use the posted write buffers, but only for 32bit I/O
cycles.  This means we must disable the FIFO for ATAPI where a final 16bit
cycle may occur.

Rework the FIFO logic so that we disable the FIFO then selectively
re-enable it when we set the timings on AMD devices.  Also fix a case
where we scribbled on PCI config 0x41 of Nvidia chips when we shouldn't.

Signed-off-by: Alan Cox <alan@lxorguk.ukuu.org.uk>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Jeff Garzik <jgarzik@redhat.com>
2009-02-25 15:30:16 -05:00
..
2009-01-08 16:29:41 +00:00
2009-02-25 15:30:16 -05:00
2009-02-18 17:41:38 -08:00
2009-02-02 23:26:57 -08:00
2009-02-18 15:37:56 -08:00
2009-01-29 18:04:43 -08:00
2009-02-24 19:19:50 +01:00
2009-01-11 01:34:25 +01:00
2009-01-15 16:39:40 -08:00
2009-02-25 13:18:47 +11:00
2009-02-25 09:30:56 -08:00
2009-01-09 03:39:43 -05:00
2009-02-02 19:53:02 +03:00
2009-02-11 14:25:36 -08:00
2009-02-18 15:37:56 -08:00
2009-02-11 14:25:37 -08:00