Stephen Boyd
3f8e7e7247
Merge branches 'clk-optional', 'clk-devm-clkdev-register', 'clk-allwinner', 'clk-meson' and 'clk-renesas' into clk-next
- Add a {devm_}clk_get_optional() API
- Add devm_clk_hw_register_clkdev() API to manage clkdev lookups
* clk-optional:
clk: Add (devm_)clk_get_optional() functions
clk: Add comment about __of_clk_get_by_name() error values
* clk-devm-clkdev-register:
clk: clk-st: avoid clkdev lookup leak at remove
clk: clk-max77686: Clean clkdev lookup leak and use devm
clkdev: add managed clkdev lookup registration
* clk-allwinner:
clk: sunxi-ng: sun8i-a23: Enable PLL-MIPI LDOs when ungating it
* clk-meson: (22 commits)
clk: meson: meson8b: fix the naming of the APB clocks
dt-bindings: clock: meson8b: add APB clock definition
clk: meson: Add G12A AO Clock + Reset Controller
dt-bindings: clk: add G12A AO Clock and Reset Bindings
clk: meson: factorise meson64 peripheral clock controller drivers
clk: meson: g12a: add peripheral clock controller
dt-bindings: clk: meson: add g12a periph clock controller bindings
clk: meson: pll: update driver for the g12a
clk: meson: rework and clean drivers dependencies
clk: meson: axg-audio does not require syscon
clk: meson: use CONFIG_ARCH_MESON to enter meson clk directory
clk: export some clk_hw function symbols for module drivers
clk: meson: ao-clkc: claim clock controller input clocks from DT
clk: meson: axg: claim clock controller input clock from DT
clk: meson: gxbb: claim clock controller input clock from DT
clk: meson: meson8b: add the GPU clock tree
clk: meson: meson8b: use a separate clock table for Meson8
clk: meson: axg-ao: add 32k generation subtree
clk: meson: gxbb-ao: replace cec-32k with the dual divider
clk: meson: add dual divider clock driver
...
* clk-renesas:
clk: renesas: r8a774a1: Fix LAST_DT_CORE_CLK
clk: renesas: r8a774c0: Fix LAST_DT_CORE_CLK
clk: renesas: r8a774c0: Add TMU clock
clk: renesas: r8a77980: Add RPC clocks
clk: renesas: rcar-gen3: Add RPC clocks
clk: renesas: rcar-gen3: Add spinlock
clk: renesas: rcar-gen3: Factor out cpg_reg_modify()
clk: renesas: r8a774c0: Correct parent clock of DU
clk: renesas: r8a774a1: Add missing CANFD clock
clk: renesas: r8a774c0: Add missing CANFD clock
2019-03-08 10:27:21 -08:00
..
2017-04-19 09:02:00 -07:00
2017-12-21 15:00:38 -08:00
2017-12-28 15:16:04 -08:00
2017-08-14 22:31:46 +08:00
2017-08-01 10:18:23 +08:00
2017-08-01 10:18:23 +08:00
2017-03-06 10:25:56 +01:00
2016-07-08 18:04:38 -07:00
2017-08-30 14:01:47 +02:00
2018-11-05 10:21:01 +01:00
2017-12-07 10:09:44 +01:00
2017-08-01 10:18:23 +08:00
2017-11-02 11:10:55 +01:00
2017-06-16 14:51:36 -07:00
2017-11-02 11:10:55 +01:00
2017-04-13 14:09:25 +02:00
2016-10-20 19:24:20 +02:00
2017-08-14 22:45:06 +08:00
2017-08-14 22:45:06 +08:00
2018-08-27 09:18:10 +02:00
2018-08-27 09:18:10 +02:00
2018-11-05 10:21:29 +01:00
2018-08-27 09:18:01 +02:00
2016-07-08 18:04:45 -07:00
2016-07-08 18:04:45 -07:00
2017-09-26 11:13:03 +02:00
2017-06-07 15:32:12 +02:00
2017-10-13 09:27:06 +02:00
2017-10-13 09:27:06 +02:00
2018-09-07 10:20:50 +02:00
2017-10-17 19:32:16 +02:00
2017-10-13 09:27:29 +02:00
2017-06-07 15:32:14 +02:00
2019-01-28 09:26:32 +01:00
2017-09-29 10:46:10 +02:00
2016-09-10 11:41:19 +02:00
2019-01-25 10:43:44 +01:00
2018-12-05 12:08:20 +01:00
2018-08-27 09:18:11 +02:00
2017-06-07 15:32:16 +02:00
2018-11-05 10:22:50 +01:00
2018-11-05 10:22:50 +01:00
2018-12-04 08:43:58 +01:00
2018-03-02 08:42:30 +01:00
2018-11-30 11:54:39 +08:00
2018-06-27 19:06:56 +02:00
2017-07-21 15:49:54 -07:00
2017-07-27 16:53:47 +02:00
2019-01-22 10:03:04 +01:00
2017-01-20 21:39:03 +01:00
2017-02-06 15:01:29 -08:00
2017-01-30 08:38:30 +01:00
2017-01-30 08:37:51 +01:00
2017-01-30 08:37:51 +01:00
2017-04-13 14:09:30 +02:00
2017-01-30 08:37:30 +01:00
2018-12-10 11:19:26 -08:00
2018-09-05 09:19:59 +02:00
2018-05-04 17:05:46 +02:00
2018-05-04 17:05:46 +02:00
2018-11-05 10:21:43 +01:00
2018-03-21 12:27:13 +01:00
2018-12-04 08:41:13 +01:00
2018-12-04 08:41:13 +01:00
2018-12-04 08:41:13 +01:00
2018-12-04 08:41:13 +01:00