Thierry Reding
a91bb605ec
clk: tegra: Add sor_safe clock
...
The sor_safe clock is a fixed factor (1:17) clock derived from pll_p. It
has a gate bit in the peripheral clock registers. While the SOR is being
powered up, sor_safe can be used as the source until the SOR brick can
generate its own clock.
Signed-off-by: Thierry Reding <treding@nvidia.com>
2016-04-28 12:41:50 +02:00
..
2016-03-02 17:47:19 -08:00
2016-03-02 17:47:19 -08:00
2015-07-16 10:39:45 +02:00
2015-11-16 12:37:55 -05:00
2016-02-02 15:49:28 +01:00
2016-04-28 12:41:50 +02:00
2016-04-28 12:41:47 +02:00
2016-04-28 12:41:45 +02:00
2016-04-28 12:41:45 +02:00
2015-07-20 11:11:17 -07:00
2016-02-02 15:49:27 +01:00
2015-07-20 11:11:17 -07:00
2016-03-02 17:47:19 -08:00
2015-11-20 18:07:35 +01:00
2016-04-28 12:41:46 +02:00
2015-07-16 10:39:45 +02:00
2016-04-28 12:41:49 +02:00
2016-04-28 12:41:50 +02:00
2015-10-20 13:56:55 +02:00
2016-04-28 12:41:45 +02:00
2016-04-28 12:41:49 +02:00
2015-07-20 11:11:17 -07:00
2016-02-02 15:49:34 +01:00
2016-04-28 12:41:45 +02:00
2016-04-28 12:41:47 +02:00
2015-09-15 12:54:39 +02:00
2015-07-16 09:32:47 +02:00
2015-05-13 15:17:13 +02:00
2016-04-28 12:41:47 +02:00