Thierry Reding 98c4b3661b clk: tegra: Add dpaux1 clock
This clock is of the same type as dpaux and is added to feed into the
second DPAUX block used in conjunction with SOR1.

Signed-off-by: Thierry Reding <treding@nvidia.com>
2016-04-28 12:41:48 +02:00
..
2016-03-02 17:47:19 -08:00
2016-04-28 12:41:48 +02:00
2016-02-02 15:49:27 +01:00
2015-07-20 11:11:17 -07:00
2016-03-02 17:47:19 -08:00
2016-04-28 12:41:48 +02:00