Kazuya Mizuguchi 8d36fdcce2 clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCI
According to the R-Car Gen3 Hardware Manual Rev. 1.00, and the RZ/G2
Hardware Manual Rev. 0.61, the parent clock of the EHCI/OHCI module
clocks on R-Car Gen3 and RZ/G2 SoCs is S3D2.

Signed-off-by: Kazuya Mizuguchi <kazuya.mizuguchi.ks@renesas.com>
[takeshi: Update R-Car H3, M3-N, and E3]
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[geert: Update RZ/G2M and RZ/G2E]
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
2019-04-02 10:08:20 +02:00
..
2017-11-01 23:25:43 -07:00
2018-11-06 09:41:57 -08:00
2018-03-16 15:53:30 -07:00
2018-12-10 14:43:20 -08:00
2018-12-11 09:57:47 -08:00
2018-12-11 09:57:47 -08:00
2018-12-11 09:57:48 -08:00
2018-07-06 13:44:06 -07:00
2018-12-11 09:57:48 -08:00
2016-10-23 10:18:45 -07:00
2017-11-01 23:25:51 -07:00