Ard Biesheuvel 706cffc1b9 irqchip/exiu: Add support for Socionext Synquacer EXIU controller
The Socionext Synquacer SoC has an external interrupt unit (EXIU)
that forwards a block of 32 configurable input lines to 32 adjacent
level-high type GICv3 SPIs.

The EXIU has per-interrupt level/edge and polarity controls, and
mask bits that keep the outgoing lines de-asserted, even though
the controller may still latch interrupt conditions that occur
while the line is masked.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-11-07 11:17:42 +00:00
..
2017-11-02 15:54:58 +00:00
2017-09-09 14:48:21 -07:00
2017-09-22 13:09:11 -10:00
2017-09-15 12:47:21 -07:00
2017-09-13 11:52:18 -07:00
2017-09-29 10:07:44 +02:00
2017-11-02 15:54:58 +00:00