Markos Chandras 5aed9da128 MIPS: Add LLB bit and related feature for the Config 5 CP0 register
The LLBIT (bit 4) in the Config5 CP0 register indicates the software
availability of the Load-Linked bit. This bit is only set by hardware
and it has the following meaning:

0: LLB functionality is not supported
1: LLB functionality is supported. The following feature are also
supported:

- ERETNC instruction. Similar to ERET but it does not clear the LLB
bit in the LLAddr register.
- CP0 LLAddr/LLB bit must be set
- LLbit is software accessible through the LLAddr[0]

This will be used later on to emulate R2 LL/SC instructions.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
2015-02-17 15:37:36 +00:00
..
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-05-24 00:07:01 +02:00
2011-12-07 22:03:45 +00:00
2014-11-24 07:44:52 +01:00
2015-02-16 10:01:24 +00:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-08-26 13:45:51 -04:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2013-02-01 10:00:22 +01:00
2014-05-02 16:39:10 +01:00
2014-08-02 00:06:37 +02:00
2014-10-27 03:37:42 +01:00
2014-10-27 03:37:42 +01:00
2014-10-27 03:37:42 +01:00
2014-10-27 03:37:42 +01:00
2014-08-06 13:04:30 +02:00
2014-08-06 13:04:30 +02:00
2015-02-16 10:01:24 +00:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2009-06-24 18:34:40 +01:00
2014-11-24 07:45:38 +01:00
2014-05-24 00:07:01 +02:00