Tomasz Figa 4f7641f588 clk: samsung: exynos4: Reorder registration of mout_vpllsrc
Since PLL input frequency must be known before PLL registration,
mout_vpllsrc clock which is a reference clock of VPLL must be registered
before VPLL.

This patch reorders clock registration to register mout_vpllsrc before
VPLL.

Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2013-09-06 13:33:52 -07:00
..
2013-07-21 10:11:04 -07:00
2013-07-18 12:48:40 -07:00
2013-06-27 13:42:16 -04:00
2013-07-02 14:23:01 -07:00
2013-07-21 10:11:04 -07:00
2013-07-10 14:46:40 -07:00
2013-07-10 11:16:00 -07:00
2013-07-02 11:44:19 -07:00
2013-07-13 17:41:21 -07:00
2013-06-28 13:01:40 +02:00
2013-07-20 15:42:38 -07:00
2013-07-10 14:50:08 -07:00
2013-07-10 14:50:58 -07:00