| .. |
|
clk-agilex.c
|
clk: socfpga: agilex: fix duplicate s2f_user0_clk
|
2021-10-20 11:44:58 +02:00 |
|
clk-gate-a10.c
|
clk: socfpga: arria10: Fix memory leak of socfpga_clk on error return
|
2021-05-11 14:47:28 +02:00 |
|
clk-gate-s10.c
|
clk: socfpga: stratix10: use new parent data scheme
|
2020-05-26 19:13:05 -07:00 |
|
clk-gate.c
|
clk: socfpga: Fix memory leak in socfpga_gate_init()
|
2023-01-14 10:15:42 +01:00 |
|
clk-periph-a10.c
|
clk: socfpga: Don't reference clk_init_data after registration
|
2019-08-16 10:20:07 -07:00 |
|
clk-periph-s10.c
|
clk: agilex/stratix10/n5x: fix how the bypass_reg is handled
|
2021-07-14 16:55:43 +02:00 |
|
clk-periph.c
|
clk: socfpga: use clk_hw_register for a5/c5
|
2023-01-14 10:15:41 +01:00 |
|
clk-pll-a10.c
|
clk: socfpga: add const to _ops data structures
|
2020-05-26 19:13:05 -07:00 |
|
clk-pll-s10.c
|
clk: socfpga: agilex: add clock driver for the Agilex platform
|
2020-05-26 19:13:05 -07:00 |
|
clk-pll.c
|
clk: socfpga: use clk_hw_register for a5/c5
|
2023-01-14 10:15:41 +01:00 |
|
clk-s10.c
|
clk: agilex/stratix10: fix bypass representation
|
2021-07-14 16:55:44 +02:00 |
|
clk.c
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 13
|
2019-05-21 11:28:45 +02:00 |
|
clk.h
|
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 288
|
2019-06-05 17:36:37 +02:00 |
|
Makefile
|
clk: socfpga: agilex: add clock driver for the Agilex platform
|
2020-05-26 19:13:05 -07:00 |
|
stratix10-clk.h
|
clk: socfpga: agilex: add clock driver for the Agilex platform
|
2020-05-26 19:13:05 -07:00 |
3e8fd1d0fa