Arvind Yadav 40aa52c462 PCI: dwc: dra7xx: Use RW1C for IRQSTATUS_MSI and IRQSTATUS_MAIN
Previously, we tried to clear interrupt requests by clearing bits in the
PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI and PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN
registers.  But per the TRM, these fields are RW1C, so we must *set* bits
to clear the interrupt bits.

Fixes: 47ff3de911a7 ("PCI: dra7xx: Add TI DRA7xx PCIe driver")
Signed-off-by: Arvind Yadav <arvind.yadav.cs@gmail.com>
[bhelgaas: changelog]
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Kishon Vijay Abraham I <kishon@ti.com>
2017-07-02 18:39:31 -05:00
..
2017-04-28 10:34:14 -05:00
2015-08-13 15:59:59 -05:00
2017-05-08 19:03:25 -07:00
2017-04-28 10:33:41 -05:00
2017-07-02 16:14:27 -05:00
2017-05-08 19:03:25 -07:00
2016-12-12 11:25:04 -06:00
2016-12-15 12:46:48 -08:00
2014-06-10 20:20:19 -06:00
2017-05-08 19:03:25 -07:00
2017-07-02 16:14:27 -05:00
2016-11-29 18:05:09 -06:00
2017-01-14 11:37:18 +01:00
2016-06-20 13:24:20 -05:00