Kevin-CW Chen
96596aa066
clk: mediatek: add clk support for MT6797
Add MT6797 clock support, include topckgen, apmixedsys, infracfg
and subsystem clocks
Signed-off-by: Kevin-CW Chen <kevin-cw.chen@mediatek.com>
Signed-off-by: Mars Cheng <mars.cheng@mediatek.com>
Tested-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-04-19 09:20:21 -07:00
..
2015-10-01 12:06:00 +08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:51 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:51 -08:00
2017-04-19 09:20:21 -07:00
2017-04-19 09:20:21 -07:00
2017-04-19 09:20:21 -07:00
2017-04-19 09:20:21 -07:00
2017-04-19 09:20:21 -07:00
2015-07-20 10:53:09 -07:00
2016-09-21 01:06:07 -07:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2016-11-08 15:59:49 -08:00
2017-04-19 09:20:21 -07:00
2017-04-19 09:20:21 -07:00
2016-03-29 16:29:19 -07:00