Stephen Boyd
2ed3b9103a
Merge branches 'clk-renesas', 'clk-qcom', 'clk-mtk', 'clk-milbeaut' and 'clk-imx' into clk-next
- Qualcomm QCS404 CDSP clk support
- Qualcomm QCS404 Turing clk support
- Mediatek MT8183 clock support
- Mediatek MT8516 clock support
- Milbeaut M10V clk controller support
* clk-renesas:
clk: renesas: rcar-gen3: Remove unused variable
clk: renesas: rcar-gen3: Fix cpg_sd_clock_round_rate() return value
clk: renesas: r8a77980: Fix RPC-IF module clock's parent
clk: renesas: rcar-gen3: Rename DRIF clocks
clk: renesas: rcar-gen3: Correct parent clock of Audio-DMAC
clk: renesas: rcar-gen3: Correct parent clock of SYS-DMAC
clk: renesas: rcar-gen3: Correct parent clock of HS-USB
clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCI
clk: renesas: r8a774c0: Add Z2 clock
clk: renesas: r8a77990: Add Z2 clock
clk: renesas: rcar-gen3: Support Z and Z2 clocks with high frequency parents
math64: New DIV64_U64_ROUND_CLOSEST helper
clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2
clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offset
clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisor
clk: renesas: r9a06g032: Add missing PCI USB clock
clk: renesas: r7s9210: Always use readl()
clk: renesas: rcar-gen3: Pass name/offset to cpg_sd_clk_register()
* clk-qcom:
clk: qcom: Skip halt checks on gcc_pcie_0_pipe_clk for 8998
clk: qcom: Add QCS404 TuringCC
clk: qcom: branch: Add AON clock ops
dt-bindings: clock: Introduce Qualcomm Turing Clock controller
clk: qcom: gcc-qcs404: Add CDSP related clocks and resets
* clk-mtk:
clk: mediatek: add clock driver for MT8516
dt-bindings: mediatek: apmixedsys: add support for MT8516
dt-bindings: mediatek: infracfg: add support for MT8516
dt-bindings: mediatek: topckgen: add support for MT8516
clk: mediatek: Allow changing PLL rate when it is off
clk: mediatek: Add MT8183 clock support
clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data
clk: mediatek: Add dt-bindings for MT8183 clocks
dt-bindings: ARM: Mediatek: Document bindings for MT8183
clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data
clk: mediatek: Add new clkmux register API
clk: mediatek: Disable tuner_en before change PLL rate
* clk-milbeaut:
clock: milbeaut: Add Milbeaut M10V clock controller
dt-bindings: clock: milbeaut: add Milbeaut clock description
* clk-imx:
clk: imx: correct pfdv2 gate_bit/vld_bit operations
clk: imx: clk-pllv3: mark expected switch fall-throughs
clk: imx8mq: Add dsi_ipg_div
clk: imx: pllv4: add fractional-N pll support
clk: imx: keep uart clock on during system boot
clk: imx: correct i.MX7D AV PLL num/denom offset
clk: imx6sll: Fix mispelling uart4_serial as serail
clk: imx: pll14xx: drop unused variable
clk: imx: rename clk-imx51-imx53.c to clk-imx5.c
clk: imx5: Fix i.MX50 ESDHC clock registers
clk: imx5: Fix i.MX50 mainbus clock registers
clk: imx: Remove unused imx_get_clk_hw_fixed
dt-bindings: clock: imx7ulp: remove SNVS clock
clk: imx7ulp: remove snvs clock
2019-05-07 11:44:21 -07:00
..
2019-02-22 00:01:08 -08:00
2019-03-18 12:50:31 -07:00
2018-08-30 09:50:20 -07:00
2018-12-14 13:33:44 -08:00
2018-06-09 12:06:24 -07:00
2018-10-02 08:54:14 -07:00
2018-12-10 14:43:21 -08:00
2018-12-10 14:43:21 -08:00
2018-11-08 10:14:41 -08:00
2019-05-07 11:44:21 -07:00
2019-02-26 09:41:04 -08:00
2018-10-18 15:40:10 -07:00
2018-12-10 14:44:08 -08:00
2019-05-07 11:44:21 -07:00
2019-03-29 09:41:30 +01:00
2019-02-21 13:52:02 -08:00
2018-12-28 11:45:43 -08:00
2017-11-01 23:25:43 -07:00
2018-03-19 14:35:16 -07:00
2018-11-06 09:41:49 -08:00
2018-11-06 09:41:57 -08:00
2019-04-11 13:37:42 -07:00
2019-04-11 10:35:45 -07:00
2019-01-07 09:17:15 +01:00
2019-03-08 10:34:22 -08:00
2017-11-17 20:04:24 -08:00
2019-03-08 10:26:59 -08:00
2018-04-06 13:45:34 -07:00
2018-03-16 15:53:30 -07:00
2018-12-10 14:43:20 -08:00
2018-08-30 09:50:20 -07:00
2019-04-04 09:32:32 +02:00
2019-03-14 08:46:17 -07:00
2019-03-14 08:46:17 -07:00
2019-02-21 13:50:23 -08:00
2018-12-14 13:52:41 -08:00
2018-12-10 14:44:05 -08:00
2019-04-10 15:54:12 -07:00
2017-12-21 15:00:38 -08:00
2018-08-30 09:50:20 -07:00
2019-01-09 10:37:01 -08:00
2018-08-30 09:50:20 -07:00
2018-08-15 21:41:21 -07:00
2017-12-21 18:07:53 -08:00
2018-12-10 14:43:21 -08:00
2018-12-10 12:44:03 -08:00
2018-12-11 09:57:47 -08:00
2018-10-18 15:33:52 -07:00
2019-01-09 12:50:21 -08:00
2018-12-11 09:57:48 -08:00
2018-12-11 09:57:47 -08:00
2018-08-02 13:55:00 -07:00
2019-02-06 10:33:10 -08:00
2018-12-11 09:57:48 -08:00
2018-06-06 11:15:43 -07:00
2018-12-14 13:42:08 -08:00
2019-01-09 11:41:19 -08:00
2018-12-11 09:57:48 -08:00
2019-02-22 00:11:47 -08:00
2018-12-11 09:57:48 -08:00
2018-06-06 11:15:43 -07:00
2019-02-21 14:05:25 -08:00
2018-12-05 09:20:29 -08:00
2018-12-28 11:20:48 -08:00
2018-08-30 09:50:20 -07:00
2018-07-06 13:44:06 -07:00
2019-02-06 10:35:03 -08:00
2019-04-25 16:43:37 -07:00
2017-07-21 15:49:54 -07:00
2018-12-11 09:57:48 -08:00
2018-12-11 09:57:48 -08:00
2018-11-28 14:13:18 -08:00
2018-10-31 11:08:30 -07:00
2018-11-06 09:41:44 -08:00
2019-03-08 10:29:15 -08:00
2018-12-05 09:20:35 -08:00
2018-11-06 09:42:12 -08:00
2018-08-30 09:50:20 -07:00
2018-08-30 09:50:20 -07:00
2018-06-29 10:59:40 -07:00
2018-06-29 10:59:40 -07:00
2018-08-30 09:50:20 -07:00
2018-08-30 09:50:20 -07:00
2018-08-30 09:50:20 -07:00
2019-02-21 14:13:22 -08:00
2018-08-30 09:50:20 -07:00
2019-02-21 14:11:23 -08:00
2017-11-13 17:39:43 -08:00
2019-01-09 10:53:58 -08:00
2017-11-01 23:25:51 -07:00
2017-11-13 17:40:03 -08:00
2019-03-08 10:35:07 -08:00
2019-03-01 11:17:22 -08:00
2019-04-18 13:33:13 -07:00
2019-03-08 10:26:59 -08:00
2019-04-25 16:43:37 -07:00