James Hogan 18022894ec MIPS: traps: 64bit kernels should read CP0_EBase 64bit
When reading the CP0_EBase register containing the WG (write gate) bit,
the ebase variable should be set to the full value of the register, i.e.
on a 64-bit kernel the full 64-bit width of the register via
read_cp0_ebase_64(), and on a 32-bit kernel the full 32-bit width
including bits 31:30 which may be writeable.

Signed-off-by: James Hogan <james.hogan@imgtec.com>
Signed-off-by: Matt Redfearn <matt.redfearn@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/14148/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2016-10-04 16:13:57 +02:00
..
2011-12-07 22:03:45 +00:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-08-26 13:45:51 -04:00
2014-05-24 00:07:01 +02:00
2016-05-09 12:00:02 +02:00
2014-08-02 00:06:37 +02:00
2016-06-14 10:54:44 -07:00
2015-11-11 08:36:46 +01:00
2014-05-24 00:07:01 +02:00
2009-06-24 18:34:40 +01:00
2014-05-24 00:07:01 +02:00