media: v4l: fwnode: C-PHY has no clock lane
C-PHY doesn't use a clock lane, hence the test for the clock lane when there isn't one is faulty. Rework the test for the conflicting clock lane. Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com> Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
This commit is contained in:
parent
d7ac8b1bd2
commit
f8075c1cdc
@ -212,8 +212,8 @@ static int v4l2_fwnode_endpoint_parse_csi2_bus(struct fwnode_handle *fwnode,
|
||||
have_clk_lane = true;
|
||||
}
|
||||
|
||||
if (lanes_used & BIT(clock_lane)) {
|
||||
if (have_clk_lane || !use_default_lane_mapping)
|
||||
if (have_clk_lane && lanes_used & BIT(clock_lane) &&
|
||||
!use_default_lane_mapping) {
|
||||
pr_warn("duplicated lane %u in clock-lanes, using defaults\n",
|
||||
v);
|
||||
use_default_lane_mapping = true;
|
||||
|
Loading…
Reference in New Issue
Block a user