android/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

dt-bindings: memory: mediatek: Add binding for MT8167 SMI

Browse Source 
Add device tree bindings documentation for MT8167 SMI.

Signed-off-by: Fabien Parent <fparent@baylibre.com>
Link: https://lore.kernel.org/r/20200906180938.1117526-1-fparent@baylibre.com
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
Fabien Parent 2020-09-06 20:09:37 +02:00 committed by Krzysztof Kozlowski
parent 8014c4781b
commit 83ab016dfa
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt
View File

@ -5,7 +5,7 @@ The hardware block diagram please check bindings/iommu/mediatek,iommu.txt
Mediatek SMI have two generations of HW architecture, here is the list Mediatek SMI have two generations of HW architecture, here is the list
which generation the SoCs use: which generation the SoCs use:
generation 1: mt2701 and mt7623. generation 1: mt2701 and mt7623.
generation 2: mt2712, mt6779, mt8173 and mt8183. generation 2: mt2712, mt6779, mt8167, mt8173 and mt8183.
There's slight differences between the two SMI, for generation 2, the There's slight differences between the two SMI, for generation 2, the
register which control the iommu port is at each larb's register base. But register which control the iommu port is at each larb's register base. But
@ -20,6 +20,7 @@ Required properties:
"mediatek,mt2712-smi-common" "mediatek,mt2712-smi-common"
"mediatek,mt6779-smi-common" "mediatek,mt6779-smi-common"
"mediatek,mt7623-smi-common", "mediatek,mt2701-smi-common" "mediatek,mt7623-smi-common", "mediatek,mt2701-smi-common"
"mediatek,mt8167-smi-common"
"mediatek,mt8173-smi-common" "mediatek,mt8173-smi-common"
"mediatek,mt8183-smi-common" "mediatek,mt8183-smi-common"
- reg : the register and size of the SMI block. - reg : the register and size of the SMI block.

3
Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt
View File

@ -8,6 +8,7 @@ Required properties:
"mediatek,mt2712-smi-larb" "mediatek,mt2712-smi-larb"
"mediatek,mt6779-smi-larb" "mediatek,mt6779-smi-larb"
"mediatek,mt7623-smi-larb", "mediatek,mt2701-smi-larb" "mediatek,mt7623-smi-larb", "mediatek,mt2701-smi-larb"
"mediatek,mt8167-smi-larb"
"mediatek,mt8173-smi-larb" "mediatek,mt8173-smi-larb"
"mediatek,mt8183-smi-larb" "mediatek,mt8183-smi-larb"
- reg : the register and size of this local arbiter. - reg : the register and size of this local arbiter.
@ -22,7 +23,7 @@ Required properties:
- "gals": the clock for GALS(Global Async Local Sync). - "gals": the clock for GALS(Global Async Local Sync).
Here is the list which has this GALS: mt8183. Here is the list which has this GALS: mt8183.
Required property for mt2701, mt2712, mt6779 and mt7623: Required property for mt2701, mt2712, mt6779, mt7623 and mt8167:
- mediatek,larb-id :the hardware id of this larb. - mediatek,larb-id :the hardware id of this larb.
Example: Example: