android/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

msm: pcie: Add additional logging in msm_pcie_drv_resume

Browse Source 
Add pcie logs to identify any possible latency in enabling
regulators, clks and icc as part of DRV resume.

Change-Id: I3cb72ce22773f0b6b52c9e704c9ec9a3a1de3d8c
Signed-off-by: Hemant Kumar <hemantk@codeaurora.org>
This commit is contained in:
Hemant Kumar 2020-06-08 14:41:29 -07:00 committed by Siddartha Mohanadoss
parent 4a4f8c80ff
commit 48cf5409b4
1 changed files with 34 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
drivers/pci/controller/pci-msm.c
View File

@ -6640,12 +6640,16 @@ static int msm_pcie_drv_resume(struct msm_pcie_dev_t *pcie_dev)
msm_pcie_vreg_init(pcie_dev);
PCIE_DBG(pcie_dev, "PCIe: RC%d:enable gdsc\n", pcie_dev->rc_idx);
ret = regulator_enable(pcie_dev->gdsc);
if (ret)
PCIE_ERR(pcie_dev,
"PCIe: RC%d: failed to enable GDSC: ret %d\n",
pcie_dev->rc_idx, ret);
PCIE_DBG(pcie_dev, "PCIe: RC%d:set ICC path vote\n", pcie_dev->rc_idx);
if (pcie_dev->icc_path) {
ret = icc_set_bw(pcie_dev->icc_path, ICC_AVG_BW, ICC_PEAK_BW);
if (ret)
@ -6654,11 +6658,23 @@ static int msm_pcie_drv_resume(struct msm_pcie_dev_t *pcie_dev)
pcie_dev->rc_idx, ret);
}
PCIE_DBG(pcie_dev, "PCIe: RC%d:turn on unsuppressible clks\n",
pcie_dev->rc_idx);
/* turn on all unsuppressible clocks */
clk_info = pcie_dev->clk;
for (i = 0; i < MSM_PCIE_MAX_CLK; i++, clk_info++)
if (clk_info->hdl && !clk_info->suppressible)
clk_prepare_enable(clk_info->hdl);
for (i = 0; i < MSM_PCIE_MAX_CLK; i++, clk_info++) {
if (clk_info->hdl && !clk_info->suppressible) {
ret = clk_prepare_enable(clk_info->hdl);
if (ret)
PCIE_DBG(pcie_dev,
"PCIe: RC%d:clk_prepare_enable failed for %s\n",
pcie_dev->rc_idx, clk_info->name);
}
}
PCIE_DBG(pcie_dev, "PCIe: RC%d:turn on unsuppressible clks Done.\n",
pcie_dev->rc_idx);
clkreq_override_en = readl_relaxed(pcie_dev->parf +
PCIE20_PARF_CLKREQ_OVERRIDE) &
@ -6693,10 +6709,22 @@ static int msm_pcie_drv_resume(struct msm_pcie_dev_t *pcie_dev)
}
}
PCIE_DBG(pcie_dev, "PCIe: RC%d:turn on pipe clk\n",
pcie_dev->rc_idx);
clk_info = pcie_dev->pipeclk;
for (i = 0; i < MSM_PCIE_MAX_PIPE_CLK; i++, clk_info++)
if (clk_info->hdl && !clk_info->suppressible)
clk_prepare_enable(clk_info->hdl);
for (i = 0; i < MSM_PCIE_MAX_PIPE_CLK; i++, clk_info++) {
if (clk_info->hdl && !clk_info->suppressible) {
ret = clk_prepare_enable(clk_info->hdl);
if (ret)
PCIE_DBG(pcie_dev,
"PCIe: RC%d:clk_prepare_enable failed for %s\n",
pcie_dev->rc_idx, clk_info->name);
}
}
PCIE_DBG(pcie_dev, "PCIe: RC%d:turn on pipe clk, Done\n",
pcie_dev->rc_idx);
if (clkreq_override_en) {
/* remove CLKREQ override */