ASoC: cs42l42: Correct some register default values
[ Upstream commit d591d4b32aa9552af14a0c7c586a2d3fe9ecc6e0 ]
Some registers had wrong default values in cs42l42_reg_defaults[].
Signed-off-by: Richard Fitzgerald <rf@opensource.cirrus.com>
Fixes: 2c394ca796
("ASoC: Add support for CS42L42 codec")
Link: https://lore.kernel.org/r/20211015133619.4698-4-rf@opensource.cirrus.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
d34982c087
commit
1812deb08f
@ -91,7 +91,7 @@ static const struct reg_default cs42l42_reg_defaults[] = {
|
||||
{ CS42L42_ASP_RX_INT_MASK, 0x1F },
|
||||
{ CS42L42_ASP_TX_INT_MASK, 0x0F },
|
||||
{ CS42L42_CODEC_INT_MASK, 0x03 },
|
||||
{ CS42L42_SRCPL_INT_MASK, 0xFF },
|
||||
{ CS42L42_SRCPL_INT_MASK, 0x7F },
|
||||
{ CS42L42_VPMON_INT_MASK, 0x01 },
|
||||
{ CS42L42_PLL_LOCK_INT_MASK, 0x01 },
|
||||
{ CS42L42_TSRS_PLUG_INT_MASK, 0x0F },
|
||||
@ -128,7 +128,7 @@ static const struct reg_default cs42l42_reg_defaults[] = {
|
||||
{ CS42L42_MIXER_CHA_VOL, 0x3F },
|
||||
{ CS42L42_MIXER_ADC_VOL, 0x3F },
|
||||
{ CS42L42_MIXER_CHB_VOL, 0x3F },
|
||||
{ CS42L42_EQ_COEF_IN0, 0x22 },
|
||||
{ CS42L42_EQ_COEF_IN0, 0x00 },
|
||||
{ CS42L42_EQ_COEF_IN1, 0x00 },
|
||||
{ CS42L42_EQ_COEF_IN2, 0x00 },
|
||||
{ CS42L42_EQ_COEF_IN3, 0x00 },
|
||||
|
Loading…
Reference in New Issue
Block a user