Jonathan Austin f5a5c89e36 ARM: 8604/1: V7M: Add support for reading the CTR with read_cpuid_cachetype()
With the addition of caches to the V7M Architecture a new Cache Type
Register (CTR) is defined at 0xE000ED7C. This register serves the same
purpose as the V7A/R version and accessed via the read_cpuid_cachetype.

Signed-off-by: Jonathan Austin <jonathan.austin@arm.com>
Signed-off-by: Vladimir Murzin <vladimir.murzin@arm.com>
Tested-by: Andras Szemzo <sza@esh.hu>
Tested-by: Joachim Eastwood <manabian@gmail.com>
Tested-by: Alexandre TORGUE <alexandre.torgue@st.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2016-09-06 15:51:07 +01:00
..
2015-05-20 23:09:51 +02:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2012-03-28 18:30:01 +01:00
2014-11-21 15:24:50 +00:00
2015-09-11 19:18:28 +01:00
2014-11-21 15:25:02 +00:00
2016-06-14 10:54:42 -07:00
2016-08-12 16:47:06 +01:00
2014-11-21 15:24:50 +00:00
2015-10-03 16:36:45 +01:00