Chris Brandt e2a33c34dd clk: renesas: mstp: Support 8-bit registers for r7s72100
The RZ/A1 is different than the other Renesas SOCs because the MSTP
registers are 8-bit instead of 32-bit and if you try writing values as
32-bit nothing happens...meaning this driver never worked for r7s72100.

Fixes: b6face404f38 ("ARM: shmobile: r7s72100: add essential clock nodes to dtsi")
Signed-off-by: Chris Brandt <chris.brandt@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Tested-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-12-21 16:33:14 -08:00
..
2016-11-16 11:16:07 -08:00
2016-10-07 21:34:49 -07:00
2016-03-02 17:44:59 -08:00
2016-11-21 17:27:02 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-11-16 11:19:20 -08:00
2016-07-12 11:24:07 +02:00
2016-03-02 17:48:26 -08:00
2016-12-08 16:29:36 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00
2016-10-27 18:40:40 -07:00