Ruchika Kharwar
690c70bab1
usb: phy: omap-usb3: fix dpll clock index
...
Correction of the omap_usb3_dpll_params array when the sys_clk_rate is
20MHz.
Signed-off-by: Nikhil Devshatwar <nikhil.nd@ti.com>
Signed-off-by: Ruchika Kharwar <ruchika@ti.com>
Signed-off-by: Felipe Balbi <balbi@ti.com>
2013-07-15 13:05:30 +03:00
..
2013-07-02 13:43:38 -07:00
2013-06-17 13:47:09 -07:00
2013-06-17 13:47:09 -07:00
2013-05-28 20:03:55 +03:00
2013-05-15 17:32:47 +03:00
2013-03-18 11:18:08 +02:00
2013-03-18 11:18:08 +02:00
2013-03-18 11:18:08 +02:00
2013-05-15 17:32:47 +03:00
2013-04-05 15:18:00 -07:00
2013-05-15 17:32:47 +03:00
2013-06-24 13:06:42 -07:00
2013-05-18 11:58:00 +02:00
2013-03-18 11:18:08 +02:00
2013-05-15 17:22:56 +03:00
2013-04-02 11:42:45 +03:00
2013-05-18 11:58:00 +02:00
2013-05-28 20:14:39 +03:00
2013-03-18 11:18:08 +02:00
2013-03-18 11:18:08 +02:00
2013-07-15 13:05:30 +03:00
2013-06-17 13:37:07 -07:00
2013-07-15 13:05:29 +03:00
2013-05-28 20:07:15 +03:00
2013-05-28 20:16:37 +03:00
2013-05-28 20:16:37 +03:00
2013-06-24 16:15:27 -07:00
2013-04-05 15:18:00 -07:00
2013-06-20 10:26:29 +02:00
2013-06-17 13:54:47 -07:00
2013-03-18 11:18:08 +02:00
2013-04-23 14:13:48 +03:00