Atsushi Nemoto
d10e025f0e
MIPS: TXx9: Cache fixup
...
TX39/TX49 can enable/disable I/D cache at runtime. Add kernel options
to control them. This is useful to debug some cache-related issues,
such as aliasing or I/D coherency. Also enable CWF bit for TX49 SoCs.
Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2008-10-11 16:18:42 +01:00
..
2008-09-27 15:45:35 +01:00
2008-07-30 21:54:42 +01:00
2008-02-19 17:01:34 +00:00
2007-10-11 23:46:15 +01:00
2008-07-20 14:38:20 +01:00
2008-07-30 21:54:43 +01:00
2008-04-28 17:14:32 +01:00
2008-08-26 09:10:21 +01:00
2008-07-15 18:44:38 +01:00
2008-07-15 18:44:36 +01:00
2008-08-26 09:10:20 +01:00
2008-10-11 16:18:41 +01:00
2008-07-15 18:44:39 +01:00
2008-01-29 10:14:59 +00:00
2008-09-21 14:52:56 +02:00
2008-07-20 14:38:17 +01:00
2008-04-28 17:14:25 +01:00
2008-09-05 21:24:12 +01:00
2008-10-03 17:58:58 +01:00
2008-07-30 21:54:42 +01:00
2008-07-15 22:08:52 +02:00
2008-09-27 15:45:36 +01:00
2008-10-11 16:18:41 +01:00
2008-08-26 09:10:26 +01:00
2008-09-08 18:45:39 +02:00
2008-07-30 21:54:42 +01:00
2008-07-20 14:38:18 +01:00
2008-10-08 19:19:28 +01:00
2008-07-15 18:44:29 +01:00
2008-10-11 16:18:42 +01:00
2008-09-16 11:04:30 +02:00
2008-10-06 01:22:28 +01:00
2008-07-30 21:54:42 +01:00
2008-07-20 14:38:18 +01:00