Stephen Boyd
a1ff1ce300
Merge branches 'clk-init-destroy', 'clk-doc', 'clk-imx' and 'clk-allwinner' into clk-next
- Set clk_init_data pointer inside clk_hw to NULL after registration
* clk-init-destroy:
clk: Overwrite clk_hw::init with NULL during clk_register()
clk: sunxi: Don't call clk_hw_get_name() on a hw that isn't registered
clk: ti: Don't reference clk_init_data after registration
clk: qcom: Remove error prints from DFS registration
rtc: sun6i: Don't reference clk_init_data after registration
clk: zx296718: Don't reference clk_init_data after registration
clk: milbeaut: Don't reference clk_init_data after registration
clk: socfpga: deindent code to proper indentation
phy: ti: am654-serdes: Don't reference clk_init_data after registration
clk: sprd: Don't reference clk_init_data after registration
clk: socfpga: Don't reference clk_init_data after registration
clk: sirf: Don't reference clk_init_data after registration
clk: qcom: Don't reference clk_init_data after registration
clk: meson: axg-audio: Don't reference clk_init_data after registration
clk: lochnagar: Don't reference clk_init_data after registration
clk: actions: Don't reference clk_init_data after registration
* clk-doc:
clk: remove extra ---help--- tags in Kconfig
clk: add include guard to clk-conf.h
clk: Document of_parse_clkspec() some more
clk: Remove extraneous 'for' word in comments
* clk-imx: (32 commits)
clk: imx: imx8mn: fix pll mux bit
clk: imx: imx8mm: fix pll mux bit
clk: imx: clk-pll14xx: unbypass PLL by default
clk: imx: pll14xx: avoid glitch when set rate
clk: imx: imx8mn: fix audio pll setting
clk: imx8mn: Add necessary frequency support for ARM PLL table
clk: imx8mn: Add missing rate_count assignment for each PLL structure
clk: imx8mn: fix int pll clk gate
clk: imx8mn: Add GIC clock
clk: imx8mn: Fix incorrect parents
clk: imx8mm: Fix incorrect parents
clk: imx8mq: Fix sys3 pll references
clk: imx8mq: Unregister clks when of_clk_add_provider failed
clk: imx8mm: Unregister clks when of_clk_add_provider failed
clk: imx8mq: Mark AHB clock as critical
clk: imx8mn: Keep uart clocks on for early console
clk: imx: Remove unused function statement
clk: imx7ulp: Make sure earlycon's clock is enabled
clk: imx8mm: Switch to platform driver
clk: imx: imx8mm: fix audio pll setting
...
* clk-allwinner:
clk: sunxi-ng: h6: Allow I2S to change parent rate
clk: sunxi-ng: v3s: add Allwinner V3 support
clk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocks
dt-bindings: clk: sunxi-ccu: add compatible string for V3 CCU
clk: sunxi-ng: v3s: add the missing PLL_DDR1
2019-09-19 15:31:27 -07:00
..
2019-08-16 10:19:49 -07:00
2019-05-21 10:50:46 +02:00
2019-07-17 10:07:48 -07:00
2019-06-19 17:09:55 +02:00
2019-05-21 10:50:46 +02:00
2019-07-17 10:07:48 -07:00
2019-05-21 10:50:46 +02:00
2019-08-07 15:25:45 -07:00
2019-05-21 10:50:46 +02:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:26:32 -07:00
2019-09-17 22:53:34 -07:00
2019-08-12 10:59:50 -07:00
2019-07-17 10:07:48 -07:00
2019-05-30 11:26:32 -07:00
2019-09-17 10:22:49 -07:00
2019-09-19 15:31:27 -07:00
2019-06-05 17:37:18 +02:00
2019-06-07 11:54:48 -07:00
2019-09-17 22:15:41 -07:00
2019-05-30 11:26:37 -07:00
2019-05-30 11:26:37 -07:00
2019-06-05 17:37:15 +02:00
2019-06-05 17:37:17 +02:00
2019-09-19 15:31:27 -07:00
2019-07-17 10:07:48 -07:00
2019-07-17 10:07:48 -07:00
2019-07-17 10:07:48 -07:00
2019-05-30 16:33:37 -07:00
2019-08-16 10:20:07 -07:00
2019-08-16 10:20:07 -07:00
2018-04-06 13:45:34 -07:00
2019-08-16 10:20:07 -07:00
2019-09-19 15:30:40 -07:00
2019-07-17 10:07:48 -07:00
2019-09-19 15:31:27 -07:00
2019-07-17 10:07:48 -07:00
2019-09-19 15:31:27 -07:00
2019-05-30 11:26:37 -07:00
2019-05-30 11:29:22 -07:00
2019-08-07 15:25:25 -07:00
2019-06-19 17:09:55 +02:00
2019-08-16 10:20:15 -07:00
2019-06-05 17:37:13 +02:00
2019-05-16 09:19:14 -07:00
2019-05-30 11:29:52 -07:00
2019-09-06 15:17:02 -07:00
2019-09-06 15:17:02 -07:00
2019-09-06 15:22:29 -07:00
2019-05-30 11:29:19 -07:00
2019-06-19 17:09:55 +02:00
2019-06-27 10:57:24 +01:00
2019-06-25 14:28:01 -07:00
2019-07-17 10:07:48 -07:00
2018-10-18 15:33:52 -07:00
2019-05-30 11:26:32 -07:00
2019-08-16 10:37:01 -07:00
2018-12-11 09:57:47 -08:00
2018-08-02 13:55:00 -07:00
2019-06-25 14:28:01 -07:00
2019-05-07 11:46:02 -07:00
2019-06-19 17:09:55 +02:00
2019-05-07 11:46:13 -07:00
2019-05-15 13:21:37 -07:00
2019-04-26 10:40:49 -07:00
2019-05-15 13:21:37 -07:00
2019-05-07 11:46:02 -07:00
2018-06-06 11:15:43 -07:00
2019-04-26 10:40:49 -07:00
2019-06-05 17:36:37 +02:00
2019-05-30 11:29:52 -07:00
2019-05-15 13:21:37 -07:00
2019-08-16 10:20:07 -07:00
2018-07-06 13:44:06 -07:00
2019-02-06 10:35:03 -08:00
2019-08-16 10:20:15 -07:00
2019-05-15 13:21:37 -07:00
2019-05-07 11:46:02 -07:00
2019-05-30 11:29:22 -07:00
2018-10-31 11:08:30 -07:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:29:52 -07:00
2018-11-06 09:41:44 -08:00
2019-07-17 10:07:48 -07:00
2019-08-07 14:17:49 -07:00
2019-07-15 20:18:40 -07:00
2018-11-06 09:42:12 -08:00
2018-08-30 09:50:20 -07:00
2019-05-30 11:29:52 -07:00
2019-05-30 11:26:37 -07:00
2019-06-27 13:45:38 -07:00
2019-05-30 11:26:37 -07:00
2019-08-07 14:23:24 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:29:52 -07:00
2018-08-30 09:50:20 -07:00
2019-04-29 11:13:23 -07:00
2018-08-30 09:50:20 -07:00
2019-06-05 17:37:07 +02:00
2019-05-30 11:29:22 -07:00
2019-05-30 11:26:37 -07:00
2019-06-05 17:36:37 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:35 -07:00
2019-09-19 15:31:27 -07:00
2019-07-12 11:00:14 -07:00
2019-06-19 17:09:55 +02:00
2019-09-17 10:27:57 -07:00
2019-09-06 15:22:29 -07:00