Anson Huang a08b9bc586 ARM: imx: clk-imx6q: AXI clock select index is incorrect
The AXI clock mux should be as below:

00: periph;
01: pll2_pfd2_396m;
10: periph;
11: pll3_pfd1_540m;

Signed-off-by: Anson Huang <b20788@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
2013-06-03 13:47:12 +08:00
..
2013-05-24 13:41:00 +08:00
2013-05-07 11:22:14 -07:00
2013-05-07 15:11:43 -07:00
2013-05-07 11:22:14 -07:00
2013-05-02 09:03:55 -07:00
2013-05-07 11:22:14 -07:00
2013-04-08 17:39:24 +02:00
2013-05-07 11:22:14 -07:00
2013-04-08 17:39:24 +02:00
2013-05-07 11:22:14 -07:00
2013-05-07 15:11:43 -07:00
2013-05-07 15:11:43 -07:00
2013-04-08 17:39:24 +02:00
2013-03-22 17:24:51 +00:00
2013-05-09 13:05:15 -07:00