Thomas Gleixner 92c227554c irqchip fixes for 5.6, take #2 ...

- Add workaround for Cavium/Marvell ThunderX unimplemented GIC registers
 -----BEGIN PGP SIGNATURE-----
 
 iQJDBAABCgAtFiEEn9UcU+C1Yxj9lZw9I9DQutE9ekMFAl5sr4YPHG1hekBrZXJu
 ZWwub3JnAAoJECPQ0LrRPXpD3YsP/RU5Sm/dfdz/+MxcyKQVuupTZrmASoV38Ssw
 UI66lAWyIj2UVcHwPE7bCmgQusBARerEP/R/vge+7Qvh7J6WbTi6twkra//hZThg
 a/lf18+HgD2dCjmPKdbA01jqH7TLWbBl04OtXSqdNkRBFn6hQkpyTZ8Ha/hvGxez
 OfxUIbEEJ++HGnUAM1QhVTFynluTVZeWn17WbSFLqB5IPnpPhnc/oMzi83hG8pOF
 ToX578HrmrcrdiznVusYDJjdwDCfwnd3hKymFyOklBbFFLmocxs0ZKaPy/h+H4dD
 +c3DICWESmwTC7vjmbVdeVZSeAqzN7qXV9XDvEkrZltv07bz+fcE7rxz+qwhdw1v
 Y8A91QhMWDD1uSz++VnOMZ9R7sL0beLWcklS1TfhMEbRYYJRBssZF5OLFRrqRbu3
 gHHUCBCZ8QL5WCM1ci+ujuku07tuuNbvNdAqmxw0Pu1SuyCdmNGbsOolth5OGHsz
 GxpbjU9y5bxcFf6gQdImN3EhbeZ8ZUMk3RGOfW4zAHJhlGrT1KriBCS6LLRzVrcE
 sbEKovtbShmbG8NDEt/Q5/PKRkGVJR2ePONw9/EsZRVA2I1TgMmx4LHn43DDCfcL
 dKEWnloTf5kYrcWDb5ErdbQrUa5387i+8UPfe5jcc6gtw8sDBeG7pyZJdrYURyho
 NIqxpJ7e
 =vneR
 -----END PGP SIGNATURE-----

Merge tag 'irqchip-fixes-5.6-2' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/urgent

Pull irqchip fixes from Marc Zyngier:

- Add workaround for Cavium/Marvell ThunderX unimplemented GIC registers

2020-03-15 10:53:11 +01:00

..

acpi_object_usage.rst

docs: arm64: convert docs to ReST and rename to .rst

2019-06-14 14:20:27 -06:00

arm-acpi.rst

docs: arm64: convert docs to ReST and rename to .rst

2019-06-14 14:20:27 -06:00

booting.rst

arm64: Document ICC_CTLR_EL3.PMHE setting requirements

2019-10-15 12:26:15 +01:00

cpu-feature-registers.rst

Merge branch 'for-next/rng' into for-next/core

2020-01-22 11:38:53 +00:00

elf_hwcaps.rst

Merge branch 'for-next/rng' into for-next/core

2020-01-22 11:38:53 +00:00

hugetlbpage.rst

docs: arm64: convert docs to ReST and rename to .rst

2019-06-14 14:20:27 -06:00

index.rst

arm64: Add tagged-address-abi.rst to index.rst

2019-08-22 18:22:57 +01:00

kasan-offsets.sh

arm64: kasan: Switch to using KASAN_SHADOW_OFFSET

2019-08-09 11:17:11 +01:00

legacy_instructions.rst

docs: arm64: convert docs to ReST and rename to .rst

2019-06-14 14:20:27 -06:00

memory.rst

docs: arm64: Fix indentation and doc formatting

2019-10-01 13:32:35 +01:00

perf.txt

arm64: docs: Document perf event attributes

2019-04-24 15:46:26 +01:00

pointer-authentication.rst

docs: arm64: convert docs to ReST and rename to .rst

2019-06-14 14:20:27 -06:00

silicon-errata.rst

irqchip fixes for 5.6, take #2

2020-03-15 10:53:11 +01:00

sve.rst

It's been a relatively busy cycle for docs:

2019-07-09 12:34:26 -07:00

tagged-address-abi.rst

arm64: Define Documentation/arm64/tagged-address-abi.rst

2019-08-22 12:32:26 +01:00

tagged-pointers.rst

arm64: Relax Documentation/arm64/tagged-pointers.rst

2019-08-27 18:16:20 +01:00