Sean Wang 808ecf4ad0 dt-bindings: clock: mediatek: document clk bindings for MediaTek MT7622 SoC
This patch adds the binding documentation for apmixedsys, ethsys, hifsys,
infracfg, pericfg, topckgen and audsys for MT7622.

Signed-off-by: Chen Zhong <chen.zhong@mediatek.com>
Signed-off-by: Sean Wang <sean.wang@mediatek.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-11-02 01:07:42 -07:00
..
2017-09-12 20:05:58 -07:00
2017-08-09 11:00:35 +01:00
2017-09-07 21:11:05 -07:00
2017-08-30 15:18:24 -06:00
2017-05-02 17:34:32 -07:00
2017-04-03 18:53:50 +01:00
2017-09-04 00:06:02 +02:00
2017-07-07 13:55:45 -07:00
2017-03-31 12:55:11 +02:00
2017-05-16 08:44:18 -03:00
2017-07-06 10:56:51 -07:00
2017-08-25 17:58:34 +03:00
2017-09-07 18:22:04 +02:00
2017-03-17 15:10:49 +09:00
2017-07-07 14:04:47 -07:00
2017-07-14 13:51:29 -06:00
2017-08-19 11:02:53 -07:00
2017-07-14 13:51:34 -06:00
2017-07-14 13:51:40 -06:00
2017-07-14 13:51:42 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:46 -06:00
2017-07-14 13:57:58 -06:00
2017-07-14 13:57:59 -06:00
2017-07-06 08:23:30 +02:00
2017-07-07 13:14:14 +02:00
2017-07-14 13:58:04 -06:00
2017-07-14 13:58:08 -06:00
2017-07-14 13:58:14 -06:00
2017-07-14 13:58:10 -06:00
2017-07-14 13:58:11 -06:00