Russell King
6910ceb5ca
Watchdog: fix clearing of the watchdog interrupt
...
The bits in BRIDGE_CAUSE are documented as RW0C - read, write 0 to
clear. If we read the register, mask off the watchdog bit, and
write it back, we're actually clearing every interrupt which wasn't
pending at the time we read the register - and that is racy.
Fix this to only write ~WATCHDOG_BIT to the register, which means
we write as zero only the watchdog bit.
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Acked-by: Jason Cooper <jason@lakedaemon.net>
Tested-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
2013-07-11 22:18:30 +02:00
..
2013-07-04 10:29:23 -07:00
2013-07-03 19:49:46 -07:00
2013-06-17 17:12:20 -07:00
2013-07-09 16:04:31 -07:00
2013-06-27 13:42:16 -04:00
2013-07-10 10:16:07 -07:00
2013-06-23 00:23:53 +01:00
2013-07-02 14:23:01 -07:00
2013-07-03 16:07:25 -07:00
2013-07-09 16:04:31 -07:00
2013-07-03 14:35:40 -07:00
2013-07-06 14:09:38 -07:00
2013-07-04 11:40:58 -07:00
2013-07-03 14:35:40 -07:00
2013-07-09 10:33:30 -07:00
2013-07-03 17:12:13 -07:00
2013-07-09 10:33:19 -07:00
2013-07-03 13:11:18 -07:00
2013-07-03 16:07:41 -07:00
2013-06-09 18:15:00 +02:00
2013-07-04 10:29:23 -07:00
2013-06-24 16:23:25 -07:00
2013-07-03 14:35:40 -07:00
2013-07-10 14:21:46 -07:00
2013-07-04 15:35:08 -07:00
2013-07-03 16:07:41 -07:00
2013-06-24 16:24:17 -07:00
2013-07-08 14:18:24 +02:00
2013-07-04 14:02:09 -07:00
2013-07-10 18:15:41 -07:00
2013-07-10 11:10:27 -07:00
2013-07-09 18:24:39 -07:00
2013-07-10 11:10:27 -07:00
2013-07-10 14:46:40 -07:00
2013-07-02 16:14:35 -07:00
2013-07-09 18:24:39 -07:00
2013-07-02 08:44:02 -07:00
2013-07-04 11:40:58 -07:00
2013-07-01 11:46:56 +10:00
2013-06-11 11:41:51 -05:00
2013-07-04 11:40:58 -07:00
2013-07-10 11:02:58 -07:00
2013-06-17 16:46:06 -07:00
2013-07-03 16:08:06 -07:00
2013-07-03 16:07:41 -07:00
2013-07-10 11:10:27 -07:00
2013-07-04 11:40:58 -07:00
2013-07-10 11:16:00 -07:00
2013-07-05 12:09:48 -07:00
2013-07-10 18:16:34 -07:00
2013-07-09 18:24:39 -07:00
2013-07-09 18:24:39 -07:00
2013-07-09 22:09:16 +02:00
2013-07-03 17:12:13 -07:00
2013-07-03 17:12:13 -07:00
2013-07-02 11:44:19 -07:00
2013-07-03 11:48:03 -07:00
2013-07-03 16:07:41 -07:00
2013-07-03 14:35:40 -07:00
2013-07-10 11:13:00 -07:00
2013-07-03 16:08:06 -07:00
2013-06-24 16:41:32 -07:00
2013-06-26 23:23:54 +02:00
2013-07-03 16:08:05 -07:00
2013-07-10 11:10:27 -07:00
2013-06-11 11:41:51 -05:00
2013-07-10 11:10:27 -07:00
2013-07-09 18:24:39 -07:00
2013-07-09 18:24:39 -07:00
2013-06-28 13:01:40 +02:00
2013-07-03 17:12:13 -07:00
2013-06-28 22:11:48 -07:00
2013-07-10 11:02:58 -07:00
2013-06-20 16:47:41 -07:00
2013-06-19 01:31:50 +09:00
2013-07-04 15:35:08 -07:00
2013-07-03 16:07:26 -07:00
2013-07-10 11:10:27 -07:00
2013-07-03 16:07:41 -07:00
2013-07-10 14:50:08 -07:00
2013-07-09 12:55:48 -07:00
2013-07-09 16:04:31 -07:00
2013-07-10 14:50:58 -07:00
2013-06-24 16:23:25 -07:00
2013-07-03 16:08:06 -07:00
2013-07-11 22:18:30 +02:00
2013-07-06 14:09:38 -07:00
2013-06-29 12:57:28 +04:00
2013-07-10 11:10:27 -07:00
2013-07-10 11:10:27 -07:00