Leonid Yegoshin 5890f70f15 MIPS: Use dedicated exception handler if CPU supports RI/XI exceptions
Use the regular tlb_do_page_fault_0 (no write) handler to handle
the RI and XI exceptions. Also skip the RI/XI validation check
on TLB load handler since it's redundant when the CPU has
unique RI/XI exceptions.

Singed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/7339/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2014-08-02 00:06:39 +02:00
..
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2011-12-07 22:03:45 +00:00
2014-05-24 00:07:01 +02:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2012-12-13 16:46:47 +01:00
2014-05-30 21:01:09 +02:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2013-02-01 10:00:22 +01:00
2014-05-02 16:39:10 +01:00
2014-08-02 00:06:37 +02:00
2014-08-02 00:06:37 +02:00
2014-08-02 00:06:37 +02:00
2014-05-30 21:01:09 +02:00
2013-02-01 10:00:22 +01:00
2014-05-24 00:07:01 +02:00
2014-01-22 20:19:02 +01:00
2014-07-30 21:46:41 +02:00
2014-07-30 21:46:41 +02:00
2014-07-30 21:46:41 +02:00
2014-07-30 21:46:19 +02:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2009-06-24 18:34:40 +01:00
2012-03-23 16:58:42 -07:00
2014-05-24 00:07:01 +02:00