a7e6df1e09
The glink protocol supports different types of transports (contiguous memory). With the core protocol remaining the same, the way the transport's memory is probed and accessed is different. So add support for glink's cma based transports. Adding a new cma transport register function and the fifo accessors for the same. Change-Id: I85c741c48e3bd01189e9ab98d9394d1d9e43cf96 Signed-off-by: Tony Truong <quic_truong@quicinc.com>
24 lines
602 B
C
24 lines
602 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
#ifndef __QCOM_GLINK_CMA_H__
|
|
#define __QCOM_GLINK_CMA_H__
|
|
|
|
#define GLINK_FEATURE_INTENT_REUSE BIT(0)
|
|
|
|
/**
|
|
* glink_cma_config - GLINK CMA config structure
|
|
* @base: base of the shared CMA.
|
|
* @size: size of the shared CMA.
|
|
*/
|
|
struct glink_cma_config {
|
|
void *base;
|
|
size_t size;
|
|
};
|
|
|
|
struct qcom_glink *qcom_glink_cma_register(struct device *parent, struct device_node *node,
|
|
struct glink_cma_config *config);
|
|
void qcom_glink_cma_unregister(struct qcom_glink *glink);
|
|
#endif
|