30df64040c
Introduce QTI SM6150 specific provider driver using the
interconnect framework.
Add interconnect drivers snapshot from msm-5.4 branch
commit b8ab163d54a2 ("interconnect: qcom: sm6150: fix
UAF under remove function").
Change-Id: I165027f5e8b087c02715765ed1a53b7708c02f04
Signed-off-by: Veera Vegivada <quic_vvegivad@quicinc.com>
2297 lines
50 KiB
C
2297 lines
50 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
|
|
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#include <asm/div64.h>
|
|
#include <dt-bindings/interconnect/qcom,sm6150.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/device.h>
|
|
#include <linux/interconnect.h>
|
|
#include <linux/interconnect-provider.h>
|
|
#include <linux/io.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/sort.h>
|
|
|
|
#include "icc-rpmh.h"
|
|
#include "bcm-voter.h"
|
|
#include "qnoc-qos.h"
|
|
|
|
static struct qcom_icc_node qhm_a1noc_cfg = {
|
|
.name = "qhm_a1noc_cfg",
|
|
.id = MASTER_A1NOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_SERVICE_A2NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qhm_qdss_bam_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xc000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_qdss_bam = {
|
|
.name = "qhm_qdss_bam",
|
|
.id = MASTER_QDSS_BAM,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qhm_qdss_bam_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qhm_qspi_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x17000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_qspi = {
|
|
.name = "qhm_qspi",
|
|
.id = MASTER_QSPI,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qhm_qspi_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qhm_qup0_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x10000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_qup0 = {
|
|
.name = "qhm_qup0",
|
|
.id = MASTER_QUP_0,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qhm_qup0_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qhm_qup1_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x12000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_qup1 = {
|
|
.name = "qhm_qup1",
|
|
.id = MASTER_BLSP_1,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qhm_qup1_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_cnoc_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x4000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_cnoc = {
|
|
.name = "qnm_cnoc",
|
|
.id = MASTER_CNOC_A2NOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_cnoc_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_crypto_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x5000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_crypto = {
|
|
.name = "qxm_crypto",
|
|
.id = MASTER_CRYPTO,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_crypto_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_ipa_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x6000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_ipa = {
|
|
.name = "qxm_ipa",
|
|
.id = MASTER_IPA,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_ipa_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LPASS_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_emac_avb_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xa000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_emac_avb = {
|
|
.name = "xm_emac_avb",
|
|
.id = MASTER_EMAC_EVB,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_emac_avb_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_pcie_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x13000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_pcie = {
|
|
.name = "xm_pcie",
|
|
.id = MASTER_PCIE,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_pcie_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_ANOC_PCIE_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_qdss_etr_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xb000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_qdss_etr = {
|
|
.name = "xm_qdss_etr",
|
|
.id = MASTER_QDSS_ETR,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_qdss_etr_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_sdc1_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xe000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_sdc1 = {
|
|
.name = "xm_sdc1",
|
|
.id = MASTER_SDCC_1,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_sdc1_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_sdc2_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x16000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_sdc2 = {
|
|
.name = "xm_sdc2",
|
|
.id = MASTER_SDCC_2,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_sdc2_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_ufs_mem_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x11000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_ufs_mem = {
|
|
.name = "xm_ufs_mem",
|
|
.id = MASTER_UFS_MEM,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_ufs_mem_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_usb2_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x15000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_usb2 = {
|
|
.name = "xm_usb2",
|
|
.id = MASTER_USB2,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_usb2_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_usb3_0_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xd000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_usb3_0 = {
|
|
.name = "xm_usb3_0",
|
|
.id = MASTER_USB3_0,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_usb3_0_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_hf0_uncomp = {
|
|
.name = "qxm_camnoc_hf0_uncomp",
|
|
.id = MASTER_CAMNOC_HF0_UNCOMP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_CAMNOC_UNCOMP },
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_hf1_uncomp = {
|
|
.name = "qxm_camnoc_hf1_uncomp",
|
|
.id = MASTER_CAMNOC_HF1_UNCOMP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_CAMNOC_UNCOMP },
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_sf_uncomp = {
|
|
.name = "qxm_camnoc_sf_uncomp",
|
|
.id = MASTER_CAMNOC_SF_UNCOMP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_CAMNOC_UNCOMP },
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_spdm = {
|
|
.name = "qhm_spdm",
|
|
.id = MASTER_SPDM,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_CNOC_A2NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_snoc = {
|
|
.name = "qnm_snoc",
|
|
.id = MASTER_SNOC_CNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 39,
|
|
.links = { SLAVE_A1NOC_CFG, SLAVE_AHB2PHY_EAST,
|
|
SLAVE_AHB2PHY_WEST, SLAVE_AOP,
|
|
SLAVE_AOSS, SLAVE_CAMERA_CFG,
|
|
SLAVE_CLK_CTL, SLAVE_RBCPR_CX_CFG,
|
|
SLAVE_RBCPR_MX_CFG, SLAVE_CRYPTO_0_CFG,
|
|
SLAVE_CNOC_DDRSS, SLAVE_DISPLAY_CFG,
|
|
SLAVE_EMAC_AVB_CFG, SLAVE_GLM,
|
|
SLAVE_GFX3D_CFG, SLAVE_IMEM_CFG,
|
|
SLAVE_IPA_CFG, SLAVE_CNOC_MNOC_CFG,
|
|
SLAVE_PCIE_CFG, SLAVE_PIMEM_CFG,
|
|
SLAVE_PRNG, SLAVE_QDSS_CFG,
|
|
SLAVE_QSPI, SLAVE_QUP_0,
|
|
SLAVE_QUP_1, SLAVE_SDCC_1,
|
|
SLAVE_SDCC_2, SLAVE_SNOC_CFG,
|
|
SLAVE_SPDM_WRAPPER, SLAVE_TCSR,
|
|
SLAVE_TLMM_EAST, SLAVE_TLMM_SOUTH,
|
|
SLAVE_TLMM_WEST, SLAVE_UFS_MEM_CFG,
|
|
SLAVE_USB2, SLAVE_USB3,
|
|
SLAVE_VENUS_CFG, SLAVE_VSENSE_CTRL_CFG,
|
|
SLAVE_SERVICE_CNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node xm_qdss_dap = {
|
|
.name = "xm_qdss_dap",
|
|
.id = MASTER_QDSS_DAP,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 40,
|
|
.links = { SLAVE_A1NOC_CFG, SLAVE_AHB2PHY_EAST,
|
|
SLAVE_AHB2PHY_WEST, SLAVE_AOP,
|
|
SLAVE_AOSS, SLAVE_CAMERA_CFG,
|
|
SLAVE_CLK_CTL, SLAVE_RBCPR_CX_CFG,
|
|
SLAVE_RBCPR_MX_CFG, SLAVE_CRYPTO_0_CFG,
|
|
SLAVE_CNOC_DDRSS, SLAVE_DISPLAY_CFG,
|
|
SLAVE_EMAC_AVB_CFG, SLAVE_GLM,
|
|
SLAVE_GFX3D_CFG, SLAVE_IMEM_CFG,
|
|
SLAVE_IPA_CFG, SLAVE_CNOC_MNOC_CFG,
|
|
SLAVE_PCIE_CFG, SLAVE_PIMEM_CFG,
|
|
SLAVE_PRNG, SLAVE_QDSS_CFG,
|
|
SLAVE_QSPI, SLAVE_QUP_0,
|
|
SLAVE_QUP_1, SLAVE_SDCC_1,
|
|
SLAVE_SDCC_2, SLAVE_SNOC_CFG,
|
|
SLAVE_SPDM_WRAPPER, SLAVE_TCSR,
|
|
SLAVE_TLMM_EAST, SLAVE_TLMM_SOUTH,
|
|
SLAVE_TLMM_WEST, SLAVE_UFS_MEM_CFG,
|
|
SLAVE_USB2, SLAVE_USB3,
|
|
SLAVE_VENUS_CFG, SLAVE_VSENSE_CTRL_CFG,
|
|
SLAVE_CNOC_A2NOC, SLAVE_SERVICE_CNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_cnoc = {
|
|
.name = "qhm_cnoc",
|
|
.id = MASTER_CNOC_DC_NOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 2,
|
|
.links = { SLAVE_DC_NOC_GEMNOC, SLAVE_LLCC_CFG },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox acm_apps_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 2,
|
|
.offsets = { 0x2e000, 0x2e100 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node acm_apps = {
|
|
.name = "acm_apps",
|
|
.id = MASTER_APPSS_PROC,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &acm_apps_qos,
|
|
.num_links = 3,
|
|
.links = { SLAVE_GEM_NOC_SNOC, SLAVE_LLCC,
|
|
SLAVE_MEM_NOC_PCIE_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox acm_gpu_tcu_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x36000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 6,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node acm_gpu_tcu = {
|
|
.name = "acm_gpu_tcu",
|
|
.id = MASTER_GPU_TCU,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &acm_gpu_tcu_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_GEM_NOC_SNOC, SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox acm_sys_tcu_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x37000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 6,
|
|
.urg_fwd = 0,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node acm_sys_tcu = {
|
|
.name = "acm_sys_tcu",
|
|
.id = MASTER_SYS_TCU,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &acm_sys_tcu_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_GEM_NOC_SNOC, SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_gemnoc_cfg = {
|
|
.name = "qhm_gemnoc_cfg",
|
|
.id = MASTER_GEM_NOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 2,
|
|
.links = { SLAVE_MSS_PROC_MS_MPU_CFG, SLAVE_SERVICE_GEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_gpu_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 2,
|
|
.offsets = { 0x34000, 0x34080 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_gpu = {
|
|
.name = "qnm_gpu",
|
|
.id = MASTER_GFX3D,
|
|
.channels = 2,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_gpu_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_GEM_NOC_SNOC, SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_mnoc_hf_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x2f000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_mnoc_hf = {
|
|
.name = "qnm_mnoc_hf",
|
|
.id = MASTER_MNOC_HF_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_mnoc_hf_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_mnoc_sf_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x35000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_mnoc_sf = {
|
|
.name = "qnm_mnoc_sf",
|
|
.id = MASTER_MNOC_SF_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_mnoc_sf_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_GEM_NOC_SNOC, SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_snoc_gc_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x31000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_snoc_gc = {
|
|
.name = "qnm_snoc_gc",
|
|
.id = MASTER_SNOC_GC_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_snoc_gc_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qnm_snoc_sf_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x30000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_snoc_sf = {
|
|
.name = "qnm_snoc_sf",
|
|
.id = MASTER_SNOC_SF_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qnm_snoc_sf_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_node ipa_core_master = {
|
|
.name = "ipa_core_master",
|
|
.id = MASTER_IPA_CORE,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_IPA_CORE },
|
|
};
|
|
|
|
static struct qcom_icc_node llcc_mc = {
|
|
.name = "llcc_mc",
|
|
.id = MASTER_LLCC,
|
|
.channels = 2,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_EBI1 },
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_mnoc_cfg = {
|
|
.name = "qhm_mnoc_cfg",
|
|
.id = MASTER_CNOC_MNOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_SERVICE_MNOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_camnoc_hf0_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xa000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_hf0 = {
|
|
.name = "qxm_camnoc_hf0",
|
|
.id = MASTER_CAMNOC_HF0,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_camnoc_hf0_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_HF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_camnoc_hf1_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xb000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_hf1 = {
|
|
.name = "qxm_camnoc_hf1",
|
|
.id = MASTER_CAMNOC_HF1,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_camnoc_hf1_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_HF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_camnoc_sf_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x9000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_camnoc_sf = {
|
|
.name = "qxm_camnoc_sf",
|
|
.id = MASTER_CAMNOC_SF,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_camnoc_sf_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_mdp0_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xc000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_mdp0 = {
|
|
.name = "qxm_mdp0",
|
|
.id = MASTER_MDP0,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_mdp0_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_HF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_rot_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xe000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_rot = {
|
|
.name = "qxm_rot",
|
|
.id = MASTER_ROTATOR,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_rot_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_venus0_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xf000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_venus0 = {
|
|
.name = "qxm_venus0",
|
|
.id = MASTER_VIDEO_P0,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_venus0_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_venus_arm9_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0x11000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 0,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_venus_arm9 = {
|
|
.name = "qxm_venus_arm9",
|
|
.id = MASTER_VIDEO_PROC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_venus_arm9_qos,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qhm_snoc_cfg = {
|
|
.name = "qhm_snoc_cfg",
|
|
.id = MASTER_SNOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_SERVICE_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_aggre1_noc = {
|
|
.name = "qnm_aggre1_noc",
|
|
.id = MASTER_A1NOC_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 8,
|
|
.links = { SLAVE_APPSS, SLAVE_SNOC_CNOC,
|
|
SLAVE_SNOC_GEM_NOC_SF, SLAVE_IMEM,
|
|
SLAVE_PIMEM, SLAVE_PCIE_0,
|
|
SLAVE_QDSS_STM, SLAVE_TCU },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_gemnoc = {
|
|
.name = "qnm_gemnoc",
|
|
.id = MASTER_GEM_NOC_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 6,
|
|
.links = { SLAVE_APPSS, SLAVE_SNOC_CNOC,
|
|
SLAVE_IMEM, SLAVE_PIMEM,
|
|
SLAVE_QDSS_STM, SLAVE_TCU },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_gemnoc_pcie = {
|
|
.name = "qnm_gemnoc_pcie",
|
|
.id = MASTER_GEM_NOC_PCIE_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_PCIE_0 },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_lpass_anoc = {
|
|
.name = "qnm_lpass_anoc",
|
|
.id = MASTER_LPASS_ANOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 7,
|
|
.links = { SLAVE_APPSS, SLAVE_SNOC_CNOC,
|
|
SLAVE_SNOC_GEM_NOC_SF, SLAVE_IMEM,
|
|
SLAVE_PIMEM, SLAVE_PCIE_0,
|
|
SLAVE_QDSS_STM },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_pcie_anoc = {
|
|
.name = "qnm_pcie_anoc",
|
|
.id = MASTER_ANOC_PCIE_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 5,
|
|
.links = { SLAVE_APPSS, SLAVE_SNOC_CNOC,
|
|
SLAVE_SNOC_GEM_NOC_SF, SLAVE_IMEM,
|
|
SLAVE_QDSS_STM },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox qxm_pimem_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xc000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_pimem = {
|
|
.name = "qxm_pimem",
|
|
.id = MASTER_PIMEM,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &qxm_pimem_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_SNOC_MEM_NOC_GC, SLAVE_IMEM },
|
|
};
|
|
|
|
static struct qcom_icc_qosbox xm_gic_qos = {
|
|
.regs = icc_qnoc_qos_regs[ICC_QNOC_QOSGEN_TYPE_RPMH],
|
|
.num_ports = 1,
|
|
.offsets = { 0xd000 },
|
|
.config = &(struct qos_config) {
|
|
.prio = 2,
|
|
.urg_fwd = 1,
|
|
},
|
|
};
|
|
|
|
static struct qcom_icc_node xm_gic = {
|
|
.name = "xm_gic",
|
|
.id = MASTER_GIC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.qosbox = &xm_gic_qos,
|
|
.num_links = 2,
|
|
.links = { SLAVE_SNOC_MEM_NOC_GC, SLAVE_IMEM },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_mnoc_hf_disp = {
|
|
.name = "qnm_mnoc_hf_disp",
|
|
.id = MASTER_MNOC_HF_MEM_NOC_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LLCC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node qnm_mnoc_sf_disp = {
|
|
.name = "qnm_mnoc_sf_disp",
|
|
.id = MASTER_MNOC_SF_MEM_NOC_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_LLCC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node llcc_mc_disp = {
|
|
.name = "llcc_mc_disp",
|
|
.id = MASTER_LLCC_DISP,
|
|
.channels = 2,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_EBI1_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_mdp0_disp = {
|
|
.name = "qxm_mdp0_disp",
|
|
.id = MASTER_MDP0_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_HF_MEM_NOC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node qxm_rot_disp = {
|
|
.name = "qxm_rot_disp",
|
|
.id = MASTER_ROTATOR_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { SLAVE_MNOC_SF_MEM_NOC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_a1noc_snoc = {
|
|
.name = "qns_a1noc_snoc",
|
|
.id = SLAVE_A1NOC_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_A1NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_lpass_snoc = {
|
|
.name = "qns_lpass_snoc",
|
|
.id = SLAVE_LPASS_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_LPASS_ANOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_pcie_snoc = {
|
|
.name = "qns_pcie_snoc",
|
|
.id = SLAVE_ANOC_PCIE_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_ANOC_PCIE_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node srvc_aggre2_noc = {
|
|
.name = "srvc_aggre2_noc",
|
|
.id = SLAVE_SERVICE_A2NOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns_camnoc_uncomp = {
|
|
.name = "qns_camnoc_uncomp",
|
|
.id = SLAVE_CAMNOC_UNCOMP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_a1_noc_cfg = {
|
|
.name = "qhs_a1_noc_cfg",
|
|
.id = SLAVE_A1NOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_A1NOC_CFG },
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_ahb2phy_east = {
|
|
.name = "qhs_ahb2phy_east",
|
|
.id = SLAVE_AHB2PHY_EAST,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_ahb2phy_west = {
|
|
.name = "qhs_ahb2phy_west",
|
|
.id = SLAVE_AHB2PHY_WEST,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_aop = {
|
|
.name = "qhs_aop",
|
|
.id = SLAVE_AOP,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_aoss = {
|
|
.name = "qhs_aoss",
|
|
.id = SLAVE_AOSS,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_camera_cfg = {
|
|
.name = "qhs_camera_cfg",
|
|
.id = SLAVE_CAMERA_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_clk_ctl = {
|
|
.name = "qhs_clk_ctl",
|
|
.id = SLAVE_CLK_CTL,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_cpr_cx = {
|
|
.name = "qhs_cpr_cx",
|
|
.id = SLAVE_RBCPR_CX_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_cpr_mx = {
|
|
.name = "qhs_cpr_mx",
|
|
.id = SLAVE_RBCPR_MX_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_crypto0_cfg = {
|
|
.name = "qhs_crypto0_cfg",
|
|
.id = SLAVE_CRYPTO_0_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_ddrss_cfg = {
|
|
.name = "qhs_ddrss_cfg",
|
|
.id = SLAVE_CNOC_DDRSS,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_CNOC_DC_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_display_cfg = {
|
|
.name = "qhs_display_cfg",
|
|
.id = SLAVE_DISPLAY_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_emac_avb_cfg = {
|
|
.name = "qhs_emac_avb_cfg",
|
|
.id = SLAVE_EMAC_AVB_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_glm = {
|
|
.name = "qhs_glm",
|
|
.id = SLAVE_GLM,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_gpuss_cfg = {
|
|
.name = "qhs_gpuss_cfg",
|
|
.id = SLAVE_GFX3D_CFG,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_imem_cfg = {
|
|
.name = "qhs_imem_cfg",
|
|
.id = SLAVE_IMEM_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_ipa = {
|
|
.name = "qhs_ipa",
|
|
.id = SLAVE_IPA_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_mnoc_cfg = {
|
|
.name = "qhs_mnoc_cfg",
|
|
.id = SLAVE_CNOC_MNOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_CNOC_MNOC_CFG },
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_pcie_config = {
|
|
.name = "qhs_pcie_config",
|
|
.id = SLAVE_PCIE_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_pimem_cfg = {
|
|
.name = "qhs_pimem_cfg",
|
|
.id = SLAVE_PIMEM_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_prng = {
|
|
.name = "qhs_prng",
|
|
.id = SLAVE_PRNG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_qdss_cfg = {
|
|
.name = "qhs_qdss_cfg",
|
|
.id = SLAVE_QDSS_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_qspi = {
|
|
.name = "qhs_qspi",
|
|
.id = SLAVE_QSPI,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_qup0 = {
|
|
.name = "qhs_qup0",
|
|
.id = SLAVE_QUP_0,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_qup1 = {
|
|
.name = "qhs_qup1",
|
|
.id = SLAVE_QUP_1,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_sdc1 = {
|
|
.name = "qhs_sdc1",
|
|
.id = SLAVE_SDCC_1,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_sdc2 = {
|
|
.name = "qhs_sdc2",
|
|
.id = SLAVE_SDCC_2,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_snoc_cfg = {
|
|
.name = "qhs_snoc_cfg",
|
|
.id = SLAVE_SNOC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_SNOC_CFG },
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_spdm = {
|
|
.name = "qhs_spdm",
|
|
.id = SLAVE_SPDM_WRAPPER,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_tcsr = {
|
|
.name = "qhs_tcsr",
|
|
.id = SLAVE_TCSR,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_tlmm_east = {
|
|
.name = "qhs_tlmm_east",
|
|
.id = SLAVE_TLMM_EAST,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_tlmm_south = {
|
|
.name = "qhs_tlmm_south",
|
|
.id = SLAVE_TLMM_SOUTH,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_tlmm_west = {
|
|
.name = "qhs_tlmm_west",
|
|
.id = SLAVE_TLMM_WEST,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_ufs_mem_cfg = {
|
|
.name = "qhs_ufs_mem_cfg",
|
|
.id = SLAVE_UFS_MEM_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_usb2 = {
|
|
.name = "qhs_usb2",
|
|
.id = SLAVE_USB2,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_usb3 = {
|
|
.name = "qhs_usb3",
|
|
.id = SLAVE_USB3,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_venus_cfg = {
|
|
.name = "qhs_venus_cfg",
|
|
.id = SLAVE_VENUS_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_vsense_ctrl_cfg = {
|
|
.name = "qhs_vsense_ctrl_cfg",
|
|
.id = SLAVE_VSENSE_CTRL_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns_cnoc_a2noc = {
|
|
.name = "qns_cnoc_a2noc",
|
|
.id = SLAVE_CNOC_A2NOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_CNOC_A2NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node srvc_cnoc = {
|
|
.name = "srvc_cnoc",
|
|
.id = SLAVE_SERVICE_CNOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_dc_noc_gemnoc = {
|
|
.name = "qhs_dc_noc_gemnoc",
|
|
.id = SLAVE_DC_NOC_GEMNOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_GEM_NOC_CFG },
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_llcc = {
|
|
.name = "qhs_llcc",
|
|
.id = SLAVE_LLCC_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_mdsp_ms_mpu_cfg = {
|
|
.name = "qhs_mdsp_ms_mpu_cfg",
|
|
.id = SLAVE_MSS_PROC_MS_MPU_CFG,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns_gem_noc_snoc = {
|
|
.name = "qns_gem_noc_snoc",
|
|
.id = SLAVE_GEM_NOC_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_GEM_NOC_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_llcc = {
|
|
.name = "qns_llcc",
|
|
.id = SLAVE_LLCC,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_LLCC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_sys_pcie = {
|
|
.name = "qns_sys_pcie",
|
|
.id = SLAVE_MEM_NOC_PCIE_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_GEM_NOC_PCIE_SNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node srvc_gemnoc = {
|
|
.name = "srvc_gemnoc",
|
|
.id = SLAVE_SERVICE_GEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node ipa_core_slave = {
|
|
.name = "ipa_core_slave",
|
|
.id = SLAVE_IPA_CORE,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node ebi = {
|
|
.name = "ebi",
|
|
.id = SLAVE_EBI1,
|
|
.channels = 2,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns2_mem_noc = {
|
|
.name = "qns2_mem_noc",
|
|
.id = SLAVE_MNOC_SF_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_MNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_mem_noc_hf = {
|
|
.name = "qns_mem_noc_hf",
|
|
.id = SLAVE_MNOC_HF_MEM_NOC,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_MNOC_HF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node srvc_mnoc = {
|
|
.name = "srvc_mnoc",
|
|
.id = SLAVE_SERVICE_MNOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qhs_apss = {
|
|
.name = "qhs_apss",
|
|
.id = SLAVE_APPSS,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns_cnoc = {
|
|
.name = "qns_cnoc",
|
|
.id = SLAVE_SNOC_CNOC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_SNOC_CNOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_gemnoc_sf = {
|
|
.name = "qns_gemnoc_sf",
|
|
.id = SLAVE_SNOC_GEM_NOC_SF,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_SNOC_SF_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_memnoc_gc = {
|
|
.name = "qns_memnoc_gc",
|
|
.id = SLAVE_SNOC_MEM_NOC_GC,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_SNOC_GC_MEM_NOC },
|
|
};
|
|
|
|
static struct qcom_icc_node qxs_imem = {
|
|
.name = "qxs_imem",
|
|
.id = SLAVE_IMEM,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qxs_pimem = {
|
|
.name = "qxs_pimem",
|
|
.id = SLAVE_PIMEM,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node srvc_snoc = {
|
|
.name = "srvc_snoc",
|
|
.id = SLAVE_SERVICE_SNOC,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node xs_pcie = {
|
|
.name = "xs_pcie",
|
|
.id = SLAVE_PCIE_0,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node xs_qdss_stm = {
|
|
.name = "xs_qdss_stm",
|
|
.id = SLAVE_QDSS_STM,
|
|
.channels = 1,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node xs_sys_tcu_cfg = {
|
|
.name = "xs_sys_tcu_cfg",
|
|
.id = SLAVE_TCU,
|
|
.channels = 1,
|
|
.buswidth = 8,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns_llcc_disp = {
|
|
.name = "qns_llcc_disp",
|
|
.id = SLAVE_LLCC_DISP,
|
|
.channels = 1,
|
|
.buswidth = 16,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_LLCC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node ebi_disp = {
|
|
.name = "ebi_disp",
|
|
.id = SLAVE_EBI1_DISP,
|
|
.channels = 2,
|
|
.buswidth = 4,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 0,
|
|
};
|
|
|
|
static struct qcom_icc_node qns2_mem_noc_disp = {
|
|
.name = "qns2_mem_noc_disp",
|
|
.id = SLAVE_MNOC_SF_MEM_NOC_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_MNOC_SF_MEM_NOC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_node qns_mem_noc_hf_disp = {
|
|
.name = "qns_mem_noc_hf_disp",
|
|
.id = SLAVE_MNOC_HF_MEM_NOC_DISP,
|
|
.channels = 1,
|
|
.buswidth = 32,
|
|
.noc_ops = &qcom_qnoc4_ops,
|
|
.num_links = 1,
|
|
.links = { MASTER_MNOC_HF_MEM_NOC_DISP },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_acv = {
|
|
.name = "ACV",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &ebi },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_ce0 = {
|
|
.name = "CE0",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qxm_crypto },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_cn0 = {
|
|
.name = "CN0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.num_nodes = 37,
|
|
.nodes = { &qhm_spdm, &qnm_snoc,
|
|
&qhs_a1_noc_cfg, &qhs_aop,
|
|
&qhs_aoss, &qhs_camera_cfg,
|
|
&qhs_clk_ctl, &qhs_cpr_cx,
|
|
&qhs_cpr_mx, &qhs_crypto0_cfg,
|
|
&qhs_ddrss_cfg, &qhs_display_cfg,
|
|
&qhs_emac_avb_cfg, &qhs_glm,
|
|
&qhs_gpuss_cfg, &qhs_imem_cfg,
|
|
&qhs_ipa, &qhs_mnoc_cfg,
|
|
&qhs_pcie_config, &qhs_pimem_cfg,
|
|
&qhs_prng, &qhs_qdss_cfg,
|
|
&qhs_qup0, &qhs_qup1,
|
|
&qhs_snoc_cfg, &qhs_spdm,
|
|
&qhs_tcsr, &qhs_tlmm_east,
|
|
&qhs_tlmm_south, &qhs_tlmm_west,
|
|
&qhs_ufs_mem_cfg, &qhs_usb2,
|
|
&qhs_usb3, &qhs_venus_cfg,
|
|
&qhs_vsense_ctrl_cfg, &qns_cnoc_a2noc,
|
|
&srvc_cnoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_cn1 = {
|
|
.name = "CN1",
|
|
.voter_idx = 0,
|
|
.num_nodes = 8,
|
|
.nodes = { &qhm_qspi, &xm_sdc1,
|
|
&xm_sdc2, &qhs_ahb2phy_east,
|
|
&qhs_ahb2phy_west, &qhs_qspi,
|
|
&qhs_sdc1, &qhs_sdc2 },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_ip0 = {
|
|
.name = "IP0",
|
|
.voter_idx = 0,
|
|
.qos_proxy = true,
|
|
.num_nodes = 1,
|
|
.nodes = { &ipa_core_slave },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mc0 = {
|
|
.name = "MC0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.num_nodes = 1,
|
|
.nodes = { &ebi },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm0 = {
|
|
.name = "MM0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_mem_noc_hf },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm1 = {
|
|
.name = "MM1",
|
|
.voter_idx = 0,
|
|
.num_nodes = 7,
|
|
.nodes = { &qxm_camnoc_hf0_uncomp, &qxm_camnoc_hf1_uncomp,
|
|
&qxm_camnoc_sf_uncomp, &qxm_camnoc_hf0,
|
|
&qxm_camnoc_hf1, &qxm_mdp0,
|
|
&qxm_rot },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm2 = {
|
|
.name = "MM2",
|
|
.voter_idx = 0,
|
|
.num_nodes = 2,
|
|
.nodes = { &qxm_camnoc_sf, &qns2_mem_noc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm3 = {
|
|
.name = "MM3",
|
|
.voter_idx = 0,
|
|
.num_nodes = 2,
|
|
.nodes = { &qxm_venus0, &qxm_venus_arm9 },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_qup0 = {
|
|
.name = "QUP0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.vote_scale = 1,
|
|
.num_nodes = 2,
|
|
.nodes = { &qhm_qup0, &qhm_qup1 },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sh0 = {
|
|
.name = "SH0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_llcc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sh2 = {
|
|
.name = "SH2",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &acm_apps },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sh3 = {
|
|
.name = "SH3",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_gem_noc_snoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn0 = {
|
|
.name = "SN0",
|
|
.voter_idx = 0,
|
|
.keepalive = true,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_gemnoc_sf },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn1 = {
|
|
.name = "SN1",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qxs_imem },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn2 = {
|
|
.name = "SN2",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_memnoc_gc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn3 = {
|
|
.name = "SN3",
|
|
.voter_idx = 0,
|
|
.num_nodes = 2,
|
|
.nodes = { &srvc_aggre2_noc, &qns_cnoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn4 = {
|
|
.name = "SN4",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qxs_pimem },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn5 = {
|
|
.name = "SN5",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &xs_qdss_stm },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn8 = {
|
|
.name = "SN8",
|
|
.voter_idx = 0,
|
|
.num_nodes = 2,
|
|
.nodes = { &qnm_gemnoc_pcie, &xs_pcie },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn9 = {
|
|
.name = "SN9",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qnm_aggre1_noc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn12 = {
|
|
.name = "SN12",
|
|
.voter_idx = 0,
|
|
.num_nodes = 2,
|
|
.nodes = { &qxm_pimem, &xm_gic },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn13 = {
|
|
.name = "SN13",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qnm_lpass_anoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn14 = {
|
|
.name = "SN14",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_pcie_snoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sn15 = {
|
|
.name = "SN15",
|
|
.voter_idx = 0,
|
|
.num_nodes = 1,
|
|
.nodes = { &qnm_gemnoc },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_acv_disp = {
|
|
.name = "ACV",
|
|
.voter_idx = 1,
|
|
.num_nodes = 1,
|
|
.nodes = { &ebi_disp },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mc0_disp = {
|
|
.name = "MC0",
|
|
.voter_idx = 1,
|
|
.num_nodes = 1,
|
|
.nodes = { &ebi_disp },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm0_disp = {
|
|
.name = "MM0",
|
|
.voter_idx = 1,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_mem_noc_hf_disp },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm1_disp = {
|
|
.name = "MM1",
|
|
.voter_idx = 1,
|
|
.num_nodes = 2,
|
|
.nodes = { &qxm_mdp0_disp, &qxm_rot_disp },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_mm2_disp = {
|
|
.name = "MM2",
|
|
.voter_idx = 1,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns2_mem_noc_disp },
|
|
};
|
|
|
|
static struct qcom_icc_bcm bcm_sh0_disp = {
|
|
.name = "SH0",
|
|
.voter_idx = 1,
|
|
.num_nodes = 1,
|
|
.nodes = { &qns_llcc_disp },
|
|
};
|
|
|
|
static const struct regmap_config icc_regmap_config = {
|
|
.reg_bits = 32,
|
|
.reg_stride = 4,
|
|
.val_bits = 32,
|
|
};
|
|
|
|
static struct qcom_icc_bcm *aggre1_noc_bcms[] = {
|
|
&bcm_ce0,
|
|
&bcm_cn1,
|
|
&bcm_qup0,
|
|
&bcm_sn3,
|
|
&bcm_sn14,
|
|
&bcm_ip0,
|
|
};
|
|
|
|
static struct qcom_icc_node *aggre1_noc_nodes[] = {
|
|
[MASTER_A1NOC_CFG] = &qhm_a1noc_cfg,
|
|
[MASTER_QDSS_BAM] = &qhm_qdss_bam,
|
|
[MASTER_QSPI] = &qhm_qspi,
|
|
[MASTER_QUP_0] = &qhm_qup0,
|
|
[MASTER_BLSP_1] = &qhm_qup1,
|
|
[MASTER_CNOC_A2NOC] = &qnm_cnoc,
|
|
[MASTER_CRYPTO] = &qxm_crypto,
|
|
[MASTER_IPA] = &qxm_ipa,
|
|
[MASTER_EMAC_EVB] = &xm_emac_avb,
|
|
[MASTER_PCIE] = &xm_pcie,
|
|
[MASTER_QDSS_ETR] = &xm_qdss_etr,
|
|
[MASTER_SDCC_1] = &xm_sdc1,
|
|
[MASTER_SDCC_2] = &xm_sdc2,
|
|
[MASTER_UFS_MEM] = &xm_ufs_mem,
|
|
[MASTER_USB2] = &xm_usb2,
|
|
[MASTER_USB3_0] = &xm_usb3_0,
|
|
[SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,
|
|
[SLAVE_LPASS_SNOC] = &qns_lpass_snoc,
|
|
[SLAVE_ANOC_PCIE_SNOC] = &qns_pcie_snoc,
|
|
[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,
|
|
};
|
|
|
|
static char *aggre1_noc_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_aggre1_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = aggre1_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),
|
|
.bcms = aggre1_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),
|
|
.voters = aggre1_noc_voters,
|
|
.num_voters = ARRAY_SIZE(aggre1_noc_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *camnoc_virt_bcms[] = {
|
|
&bcm_mm1,
|
|
};
|
|
|
|
static struct qcom_icc_node *camnoc_virt_nodes[] = {
|
|
[MASTER_CAMNOC_HF0_UNCOMP] = &qxm_camnoc_hf0_uncomp,
|
|
[MASTER_CAMNOC_HF1_UNCOMP] = &qxm_camnoc_hf1_uncomp,
|
|
[MASTER_CAMNOC_SF_UNCOMP] = &qxm_camnoc_sf_uncomp,
|
|
[SLAVE_CAMNOC_UNCOMP] = &qns_camnoc_uncomp,
|
|
};
|
|
|
|
static char *camnoc_virt_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_camnoc_virt = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = camnoc_virt_nodes,
|
|
.num_nodes = ARRAY_SIZE(camnoc_virt_nodes),
|
|
.bcms = camnoc_virt_bcms,
|
|
.num_bcms = ARRAY_SIZE(camnoc_virt_bcms),
|
|
.voters = camnoc_virt_voters,
|
|
.num_voters = ARRAY_SIZE(camnoc_virt_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *config_noc_bcms[] = {
|
|
&bcm_cn0,
|
|
&bcm_cn1,
|
|
};
|
|
|
|
static struct qcom_icc_node *config_noc_nodes[] = {
|
|
[MASTER_SPDM] = &qhm_spdm,
|
|
[MASTER_SNOC_CNOC] = &qnm_snoc,
|
|
[MASTER_QDSS_DAP] = &xm_qdss_dap,
|
|
[SLAVE_A1NOC_CFG] = &qhs_a1_noc_cfg,
|
|
[SLAVE_AHB2PHY_EAST] = &qhs_ahb2phy_east,
|
|
[SLAVE_AHB2PHY_WEST] = &qhs_ahb2phy_west,
|
|
[SLAVE_AOP] = &qhs_aop,
|
|
[SLAVE_AOSS] = &qhs_aoss,
|
|
[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,
|
|
[SLAVE_CLK_CTL] = &qhs_clk_ctl,
|
|
[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,
|
|
[SLAVE_RBCPR_MX_CFG] = &qhs_cpr_mx,
|
|
[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,
|
|
[SLAVE_CNOC_DDRSS] = &qhs_ddrss_cfg,
|
|
[SLAVE_DISPLAY_CFG] = &qhs_display_cfg,
|
|
[SLAVE_EMAC_AVB_CFG] = &qhs_emac_avb_cfg,
|
|
[SLAVE_GLM] = &qhs_glm,
|
|
[SLAVE_GFX3D_CFG] = &qhs_gpuss_cfg,
|
|
[SLAVE_IMEM_CFG] = &qhs_imem_cfg,
|
|
[SLAVE_IPA_CFG] = &qhs_ipa,
|
|
[SLAVE_CNOC_MNOC_CFG] = &qhs_mnoc_cfg,
|
|
[SLAVE_PCIE_CFG] = &qhs_pcie_config,
|
|
[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,
|
|
[SLAVE_PRNG] = &qhs_prng,
|
|
[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,
|
|
[SLAVE_QSPI] = &qhs_qspi,
|
|
[SLAVE_QUP_0] = &qhs_qup0,
|
|
[SLAVE_QUP_1] = &qhs_qup1,
|
|
[SLAVE_SDCC_1] = &qhs_sdc1,
|
|
[SLAVE_SDCC_2] = &qhs_sdc2,
|
|
[SLAVE_SNOC_CFG] = &qhs_snoc_cfg,
|
|
[SLAVE_SPDM_WRAPPER] = &qhs_spdm,
|
|
[SLAVE_TCSR] = &qhs_tcsr,
|
|
[SLAVE_TLMM_EAST] = &qhs_tlmm_east,
|
|
[SLAVE_TLMM_SOUTH] = &qhs_tlmm_south,
|
|
[SLAVE_TLMM_WEST] = &qhs_tlmm_west,
|
|
[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,
|
|
[SLAVE_USB2] = &qhs_usb2,
|
|
[SLAVE_USB3] = &qhs_usb3,
|
|
[SLAVE_VENUS_CFG] = &qhs_venus_cfg,
|
|
[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,
|
|
[SLAVE_CNOC_A2NOC] = &qns_cnoc_a2noc,
|
|
[SLAVE_SERVICE_CNOC] = &srvc_cnoc,
|
|
};
|
|
|
|
static char *config_noc_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_config_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = config_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(config_noc_nodes),
|
|
.bcms = config_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(config_noc_bcms),
|
|
.voters = config_noc_voters,
|
|
.num_voters = ARRAY_SIZE(config_noc_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *dc_noc_bcms[] = {
|
|
};
|
|
|
|
static struct qcom_icc_node *dc_noc_nodes[] = {
|
|
[MASTER_CNOC_DC_NOC] = &qhm_cnoc,
|
|
[SLAVE_DC_NOC_GEMNOC] = &qhs_dc_noc_gemnoc,
|
|
[SLAVE_LLCC_CFG] = &qhs_llcc,
|
|
};
|
|
|
|
static char *dc_noc_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_dc_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = dc_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(dc_noc_nodes),
|
|
.bcms = dc_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(dc_noc_bcms),
|
|
.voters = dc_noc_voters,
|
|
.num_voters = ARRAY_SIZE(dc_noc_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *gem_noc_bcms[] = {
|
|
&bcm_sh0,
|
|
&bcm_sh2,
|
|
&bcm_sh3,
|
|
&bcm_sh0_disp,
|
|
&bcm_mm1,
|
|
};
|
|
|
|
static struct qcom_icc_node *gem_noc_nodes[] = {
|
|
[MASTER_APPSS_PROC] = &acm_apps,
|
|
[MASTER_GPU_TCU] = &acm_gpu_tcu,
|
|
[MASTER_SYS_TCU] = &acm_sys_tcu,
|
|
[MASTER_GEM_NOC_CFG] = &qhm_gemnoc_cfg,
|
|
[MASTER_GFX3D] = &qnm_gpu,
|
|
[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,
|
|
[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,
|
|
[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,
|
|
[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,
|
|
[SLAVE_MSS_PROC_MS_MPU_CFG] = &qhs_mdsp_ms_mpu_cfg,
|
|
[SLAVE_GEM_NOC_SNOC] = &qns_gem_noc_snoc,
|
|
[SLAVE_LLCC] = &qns_llcc,
|
|
[SLAVE_MEM_NOC_PCIE_SNOC] = &qns_sys_pcie,
|
|
[SLAVE_SERVICE_GEM_NOC] = &srvc_gemnoc,
|
|
[MASTER_MNOC_HF_MEM_NOC_DISP] = &qnm_mnoc_hf_disp,
|
|
[MASTER_MNOC_SF_MEM_NOC_DISP] = &qnm_mnoc_sf_disp,
|
|
[SLAVE_LLCC_DISP] = &qns_llcc_disp,
|
|
};
|
|
|
|
static char *gem_noc_voters[] = {
|
|
"hlos",
|
|
"disp",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_gem_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = gem_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(gem_noc_nodes),
|
|
.bcms = gem_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(gem_noc_bcms),
|
|
.voters = gem_noc_voters,
|
|
.num_voters = ARRAY_SIZE(gem_noc_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *ipa_virt_bcms[] = {
|
|
&bcm_ip0,
|
|
};
|
|
|
|
static struct qcom_icc_node *ipa_virt_nodes[] = {
|
|
[MASTER_IPA_CORE] = &ipa_core_master,
|
|
[SLAVE_IPA_CORE] = &ipa_core_slave,
|
|
};
|
|
|
|
static char *ipa_virt_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_ipa_virt = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = ipa_virt_nodes,
|
|
.num_nodes = ARRAY_SIZE(ipa_virt_nodes),
|
|
.bcms = ipa_virt_bcms,
|
|
.num_bcms = ARRAY_SIZE(ipa_virt_bcms),
|
|
.voters = ipa_virt_voters,
|
|
.num_voters = ARRAY_SIZE(ipa_virt_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *mc_virt_bcms[] = {
|
|
&bcm_acv,
|
|
&bcm_mc0,
|
|
&bcm_acv_disp,
|
|
&bcm_mc0_disp,
|
|
};
|
|
|
|
static struct qcom_icc_node *mc_virt_nodes[] = {
|
|
[MASTER_LLCC] = &llcc_mc,
|
|
[SLAVE_EBI1] = &ebi,
|
|
[MASTER_LLCC_DISP] = &llcc_mc_disp,
|
|
[SLAVE_EBI1_DISP] = &ebi_disp,
|
|
};
|
|
|
|
static char *mc_virt_voters[] = {
|
|
"hlos",
|
|
"disp",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_mc_virt = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = mc_virt_nodes,
|
|
.num_nodes = ARRAY_SIZE(mc_virt_nodes),
|
|
.bcms = mc_virt_bcms,
|
|
.num_bcms = ARRAY_SIZE(mc_virt_bcms),
|
|
.voters = mc_virt_voters,
|
|
.num_voters = ARRAY_SIZE(mc_virt_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *mmss_noc_bcms[] = {
|
|
&bcm_mm0,
|
|
&bcm_mm1,
|
|
&bcm_mm2,
|
|
&bcm_mm3,
|
|
&bcm_mm0_disp,
|
|
&bcm_mm1_disp,
|
|
&bcm_mm2_disp,
|
|
};
|
|
|
|
static struct qcom_icc_node *mmss_noc_nodes[] = {
|
|
[MASTER_CNOC_MNOC_CFG] = &qhm_mnoc_cfg,
|
|
[MASTER_CAMNOC_HF0] = &qxm_camnoc_hf0,
|
|
[MASTER_CAMNOC_HF1] = &qxm_camnoc_hf1,
|
|
[MASTER_CAMNOC_SF] = &qxm_camnoc_sf,
|
|
[MASTER_MDP0] = &qxm_mdp0,
|
|
[MASTER_ROTATOR] = &qxm_rot,
|
|
[MASTER_VIDEO_P0] = &qxm_venus0,
|
|
[MASTER_VIDEO_PROC] = &qxm_venus_arm9,
|
|
[SLAVE_MNOC_SF_MEM_NOC] = &qns2_mem_noc,
|
|
[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,
|
|
[SLAVE_SERVICE_MNOC] = &srvc_mnoc,
|
|
[MASTER_MDP0_DISP] = &qxm_mdp0_disp,
|
|
[MASTER_ROTATOR_DISP] = &qxm_rot_disp,
|
|
[SLAVE_MNOC_SF_MEM_NOC_DISP] = &qns2_mem_noc_disp,
|
|
[SLAVE_MNOC_HF_MEM_NOC_DISP] = &qns_mem_noc_hf_disp,
|
|
};
|
|
|
|
static char *mmss_noc_voters[] = {
|
|
"hlos",
|
|
"disp",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_mmss_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = mmss_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(mmss_noc_nodes),
|
|
.bcms = mmss_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(mmss_noc_bcms),
|
|
.voters = mmss_noc_voters,
|
|
.num_voters = ARRAY_SIZE(mmss_noc_voters),
|
|
};
|
|
|
|
static struct qcom_icc_bcm *system_noc_bcms[] = {
|
|
&bcm_sn0,
|
|
&bcm_sn1,
|
|
&bcm_sn2,
|
|
&bcm_sn3,
|
|
&bcm_sn4,
|
|
&bcm_sn5,
|
|
&bcm_sn8,
|
|
&bcm_sn9,
|
|
&bcm_sn12,
|
|
&bcm_sn13,
|
|
&bcm_sn15,
|
|
};
|
|
|
|
static struct qcom_icc_node *system_noc_nodes[] = {
|
|
[MASTER_SNOC_CFG] = &qhm_snoc_cfg,
|
|
[MASTER_A1NOC_SNOC] = &qnm_aggre1_noc,
|
|
[MASTER_GEM_NOC_SNOC] = &qnm_gemnoc,
|
|
[MASTER_GEM_NOC_PCIE_SNOC] = &qnm_gemnoc_pcie,
|
|
[MASTER_LPASS_ANOC] = &qnm_lpass_anoc,
|
|
[MASTER_ANOC_PCIE_SNOC] = &qnm_pcie_anoc,
|
|
[MASTER_PIMEM] = &qxm_pimem,
|
|
[MASTER_GIC] = &xm_gic,
|
|
[SLAVE_APPSS] = &qhs_apss,
|
|
[SLAVE_SNOC_CNOC] = &qns_cnoc,
|
|
[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,
|
|
[SLAVE_SNOC_MEM_NOC_GC] = &qns_memnoc_gc,
|
|
[SLAVE_IMEM] = &qxs_imem,
|
|
[SLAVE_PIMEM] = &qxs_pimem,
|
|
[SLAVE_SERVICE_SNOC] = &srvc_snoc,
|
|
[SLAVE_PCIE_0] = &xs_pcie,
|
|
[SLAVE_QDSS_STM] = &xs_qdss_stm,
|
|
[SLAVE_TCU] = &xs_sys_tcu_cfg,
|
|
};
|
|
|
|
static char *system_noc_voters[] = {
|
|
"hlos",
|
|
};
|
|
|
|
static struct qcom_icc_desc sm6150_system_noc = {
|
|
.config = &icc_regmap_config,
|
|
.nodes = system_noc_nodes,
|
|
.num_nodes = ARRAY_SIZE(system_noc_nodes),
|
|
.bcms = system_noc_bcms,
|
|
.num_bcms = ARRAY_SIZE(system_noc_bcms),
|
|
.voters = system_noc_voters,
|
|
.num_voters = ARRAY_SIZE(system_noc_voters),
|
|
};
|
|
|
|
static int qnoc_sm6150_restore(struct device *dev)
|
|
{
|
|
struct platform_device *pdev = to_platform_device(dev);
|
|
struct qcom_icc_provider *qp = platform_get_drvdata(pdev);
|
|
|
|
return qcom_icc_rpmh_configure_qos(qp);
|
|
}
|
|
|
|
static const struct dev_pm_ops qnoc_sm6150_pm_ops = {
|
|
.restore = qnoc_sm6150_restore,
|
|
};
|
|
|
|
static const struct of_device_id qnoc_of_match[] = {
|
|
{ .compatible = "qcom,sm6150-aggre1_noc",
|
|
.data = &sm6150_aggre1_noc},
|
|
{ .compatible = "qcom,sm6150-camnoc_virt",
|
|
.data = &sm6150_camnoc_virt},
|
|
{ .compatible = "qcom,sm6150-config_noc",
|
|
.data = &sm6150_config_noc},
|
|
{ .compatible = "qcom,sm6150-dc_noc",
|
|
.data = &sm6150_dc_noc},
|
|
{ .compatible = "qcom,sm6150-gem_noc",
|
|
.data = &sm6150_gem_noc},
|
|
{ .compatible = "qcom,sm6150-ipa_virt",
|
|
.data = &sm6150_ipa_virt},
|
|
{ .compatible = "qcom,sm6150-mc_virt",
|
|
.data = &sm6150_mc_virt},
|
|
{ .compatible = "qcom,sm6150-mmss_noc",
|
|
.data = &sm6150_mmss_noc},
|
|
{ .compatible = "qcom,sm6150-system_noc",
|
|
.data = &sm6150_system_noc},
|
|
{ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, qnoc_of_match);
|
|
|
|
static struct platform_driver qnoc_driver = {
|
|
.probe = qcom_icc_rpmh_probe,
|
|
.remove = qcom_icc_rpmh_remove,
|
|
.driver = {
|
|
.name = "qnoc-sm6150",
|
|
.of_match_table = qnoc_of_match,
|
|
.pm = &qnoc_sm6150_pm_ops,
|
|
.sync_state = qcom_icc_rpmh_sync_state,
|
|
},
|
|
};
|
|
|
|
static int __init qnoc_driver_init(void)
|
|
{
|
|
return platform_driver_register(&qnoc_driver);
|
|
}
|
|
core_initcall(qnoc_driver_init);
|
|
|
|
MODULE_DESCRIPTION("SM6150 NoC driver");
|
|
MODULE_LICENSE("GPL");
|