iio: frequency: admv1013: Fix alignment for DMA safety
____cacheline_aligned is an insufficient guarantee for non-coherent DMA
on platforms with 128 byte cachelines above L1. Switch to the updated
IIO_DMA_MINALIGN definition.
Fixes: da35a7b526
("iio: frequency: admv1013: add support for ADMV1013")
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Cc: Antoniu Miclaus <antoniu.miclaus@analog.com>
Acked-by: Nuno Sá <nuno.sa@analog.com>
Link: https://lore.kernel.org/r/20220508175712.647246-69-jic23@kernel.org
This commit is contained in:
parent
0bb5675bef
commit
b3f3f8d264
@ -100,7 +100,7 @@ struct admv1013_state {
|
||||
unsigned int input_mode;
|
||||
unsigned int quad_se_mode;
|
||||
bool det_en;
|
||||
u8 data[3] ____cacheline_aligned;
|
||||
u8 data[3] __aligned(IIO_DMA_MINALIGN);
|
||||
};
|
||||
|
||||
static int __admv1013_spi_read(struct admv1013_state *st, unsigned int reg,
|
||||
|
Loading…
Reference in New Issue
Block a user