Merge "pinctrl: qcom: Enable egpios selectively for auto targets"

This commit is contained in:
qctecmdr 2023-12-21 23:19:29 -08:00 committed by Gerrit - the friendly Code Review server
commit b1e5062c64
3 changed files with 29 additions and 10 deletions

View File

@ -688,6 +688,7 @@ enum sdmshrike_functions {
msm_mux_cci_timer8,
msm_mux_cci_timer9,
msm_mux_dp_hot,
msm_mux_egpio,
msm_mux_qup0,
msm_mux_gpio,
msm_mux_cci_i2c,
@ -1340,6 +1341,9 @@ static const char * const gpio_groups[] = {
"gpio181", "gpio182", "gpio183", "gpio184", "gpio185", "gpio186",
"gpio186", "gpio187", "gpio187", "gpio188", "gpio188", "gpio189",
};
static const char * const egpio_groups[] = {
"gpio169", "gpio172", "gpio173", "gpio174",
};
static const char * const cci_i2c_groups[] = {
"gpio0", "gpio1", "gpio2", "gpio3", "gpio17", "gpio18", "gpio19",
"gpio20", "gpio31", "gpio32", "gpio33", "gpio34", "gpio39", "gpio40",
@ -1812,6 +1816,7 @@ static const struct msm_function sdmshrike_functions[] = {
FUNCTION(cci_timer8),
FUNCTION(cci_timer9),
FUNCTION(dp_hot),
FUNCTION(egpio),
FUNCTION(qup0),
FUNCTION(gpio),
FUNCTION(cci_i2c),
@ -2205,12 +2210,12 @@ static const struct msm_pingroup sdmshrike_groups[] = {
NA, NA),
[168] = PINGROUP(168, WEST, hs3_mi2s, NA, phase_flag25, NA, NA, NA, NA,
NA, NA),
[169] = PINGROUP(169, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[169] = PINGROUP(169, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, egpio),
[170] = PINGROUP(170, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[171] = PINGROUP(171, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[172] = PINGROUP(172, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[173] = PINGROUP(173, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[174] = PINGROUP(174, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[172] = PINGROUP(172, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, egpio),
[173] = PINGROUP(173, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, egpio),
[174] = PINGROUP(174, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, egpio),
[175] = PINGROUP(175, SOUTH, pci_e2, NA, NA, NA, NA, NA, NA, NA, NA),
[176] = PINGROUP(176, SOUTH, pci_e2, cci_async, NA, NA, NA, NA, NA, NA,
NA),

View File

@ -56,6 +56,8 @@
base + SOUTH_PDC_OFFSET), \
.pull_bit = 0, \
.drv_bit = 6, \
.egpio_enable = 12, \
.egpio_present = 11, \
.oe_bit = 9, \
.in_bit = 0, \
.out_bit = 1, \
@ -547,6 +549,7 @@ enum sm6150_functions {
msm_mux_emac_gcc0,
msm_mux_rgmii_rxc,
msm_mux_dp_hot,
msm_mux_egpio,
msm_mux_emac_gcc1,
msm_mux_rgmii_rxd3,
msm_mux_debug_hot,
@ -601,6 +604,9 @@ static const char * const gpio_groups[] = {
"gpio111", "gpio112", "gpio113", "gpio114", "gpio115", "gpio116",
"gpio117", "gpio118", "gpio119", "gpio120", "gpio121", "gpio122",
};
static const char * const egpio_groups[] = {
"gpio85", "gpio98",
};
static const char * const qdss_gpio6_groups[] = {
"gpio0", "gpio30",
};
@ -1316,6 +1322,7 @@ static const struct msm_function sm6150_functions[] = {
FUNCTION(emac_gcc0),
FUNCTION(rgmii_rxc),
FUNCTION(dp_hot),
FUNCTION(egpio),
FUNCTION(emac_gcc1),
FUNCTION(rgmii_rxd3),
FUNCTION(debug_hot),
@ -1496,7 +1503,7 @@ static const struct msm_pingroup sm6150_groups[] = {
NA, NA, NA),
[84] = PINGROUP(84, SOUTH, NA, phase_flag12, NA, NA, NA, NA, NA, NA,
NA),
[85] = PINGROUP(85, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[85] = PINGROUP(85, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, egpio),
[86] = PINGROUP(86, SOUTH, copy_gp, NA, NA, NA, NA, NA, NA, NA, NA),
[87] = PINGROUP(87, SOUTH, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[88] = PINGROUP(88, WEST, NA, usb0_hs_ac, NA, NA, NA, NA, NA, NA, NA),
@ -1520,7 +1527,7 @@ static const struct msm_pingroup sm6150_groups[] = {
[97] = PINGROUP(97, WEST, rgmii_tx, mdp_vsync, ldo_en, qdss_cti, NA,
NA, NA, NA, NA),
[98] = PINGROUP(98, WEST, mdp_vsync, ldo_update, qdss_cti, NA, NA, NA,
NA, NA, NA),
NA, NA, egpio),
[99] = PINGROUP(99, EAST, prng_rosc, NA, NA, NA, NA, NA, NA, NA, NA),
[100] = PINGROUP(100, WEST, NA, NA, NA, NA, NA, NA, NA, NA, NA),
[101] = PINGROUP(101, WEST, emac_gcc0, NA, NA, NA, NA, NA, NA, NA, NA),
@ -1584,6 +1591,7 @@ static struct msm_pinctrl_soc_data sm6150_pinctrl = {
.ngroups = ARRAY_SIZE(sm6150_groups),
.ngpios = 124,
.dir_conn = sm6150_dir_conn,
.egpio_func = 9,
};
static int sm6150_pinctrl_dirconn_list_probe(struct platform_device *pdev)

View File

@ -538,6 +538,7 @@ enum sm8150_functions {
msm_mux_ddr_pxi2,
msm_mux_ddr_pxi3,
msm_mux_edp_hot,
msm_mux_egpio,
msm_mux_edp_lcd,
msm_mux_emac_phy,
msm_mux_emac_pps,
@ -1019,6 +1020,10 @@ static const char * const gpio_groups[] = {
"gpio171", "gpio172", "gpio173", "gpio174",
};
static const char * const egpio_groups[] = {
"gpio169", "gpio172", "gpio173", "gpio174",
};
static const char * const qup6_groups[] = {
"gpio4", "gpio5", "gpio6", "gpio7",
};
@ -1273,6 +1278,7 @@ static const struct msm_function sm8150_functions[] = {
FUNCTION(qspi_clk),
FUNCTION(qspi_cs),
FUNCTION(qua_mi2s),
FUNCTION(egpio),
FUNCTION(qup0),
FUNCTION(qup1),
FUNCTION(qup2),
@ -1501,12 +1507,12 @@ static const struct msm_pingroup sm8150_groups[] = {
[166] = PINGROUP(166, WEST, hs3_mi2s, _, _, _, _, _, _, _, _),
[167] = PINGROUP(167, WEST, hs3_mi2s, _, _, _, _, _, _, _, _),
[168] = PINGROUP(168, WEST, hs3_mi2s, _, _, _, _, _, _, _, _),
[169] = PINGROUP(169, NORTH, _, _, _, _, _, _, _, _, _),
[169] = PINGROUP(169, NORTH, _, _, _, _, _, _, _, _, egpio),
[170] = PINGROUP(170, NORTH, _, _, _, _, _, _, _, _, _),
[171] = PINGROUP(171, NORTH, _, _, _, _, _, _, _, _, _),
[172] = PINGROUP(172, NORTH, _, _, _, _, _, _, _, _, _),
[173] = PINGROUP(173, NORTH, _, _, _, _, _, _, _, _, _),
[174] = PINGROUP(174, NORTH, _, _, _, _, _, _, _, _, _),
[172] = PINGROUP(172, NORTH, _, _, _, _, _, _, _, _, egpio),
[173] = PINGROUP(173, NORTH, _, _, _, _, _, _, _, _, egpio),
[174] = PINGROUP(174, NORTH, _, _, _, _, _, _, _, _, egpio),
[175] = UFS_RESET(ufs_reset, 0xB6000),
[176] = SDC_QDSD_PINGROUP(sdc2_clk, 0xB2000, 14, 6),
[177] = SDC_QDSD_PINGROUP(sdc2_cmd, 0xB2000, 11, 3),