pinctrl: qcom: Add support for Seraph SoC in pin control
Add support for seraph pin configuration and control in pinctrl framework. Change-Id: I0673e080925601ba53f142279258d79af33d3aac Signed-off-by: Navya Vemula <quic_nvemula@quicinc.com>
This commit is contained in:
parent
7cd339d42e
commit
74a512434d
@ -46,6 +46,17 @@ config PINCTRL_NIOBE
|
||||
Say Y here to compile statically, or M here to compile it as a
|
||||
module. If unsure, say N.
|
||||
|
||||
config PINCTRL_SERAPH
|
||||
tristate "Qualcomm Technologies, Inc. SERAPH pin controller driver"
|
||||
depends on GPIOLIB && OF
|
||||
select PINCTRL_MSM
|
||||
help
|
||||
This is the pinctrl, pinmux, pinconf and gpiolib driver for the
|
||||
Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM)
|
||||
block found on the Qualcomm Technologies Inc SERAPH platform.
|
||||
Say Y here to compile statically, or M here to compile it as a
|
||||
module. If unsure, say N.
|
||||
|
||||
config PINCTRL_CLIFFS
|
||||
tristate "Qualcomm Technologies, Inc. CLIFFS pin controller driver"
|
||||
depends on GPIOLIB && OF
|
||||
|
@ -4,6 +4,7 @@ obj-$(CONFIG_PINCTRL_MSM) += pinctrl-msm.o
|
||||
obj-$(CONFIG_PINCTRL_PINEAPPLE) += pinctrl-pineapple.o
|
||||
obj-$(CONFIG_PINCTRL_ANORAK) += pinctrl-anorak.o
|
||||
obj-$(CONFIG_PINCTRL_NIOBE) += pinctrl-niobe.o
|
||||
obj-$(CONFIG_PINCTRL_SERAPH) += pinctrl-seraph.o
|
||||
obj-$(CONFIG_PINCTRL_CLIFFS) += pinctrl-cliffs.o
|
||||
obj-$(CONFIG_PINCTRL_KALAMA) += pinctrl-kalama.o
|
||||
obj-$(CONFIG_PINCTRL_BLAIR) += pinctrl-blair.o
|
||||
|
2091
drivers/pinctrl/qcom/pinctrl-seraph.c
Normal file
2091
drivers/pinctrl/qcom/pinctrl-seraph.c
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue
Block a user