android/android_kernel_samsung_sm8650
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "interconnect: qcom: pineapple: Replace hardcoded voter_idx with enums"

Browse Source
This commit is contained in:
qctecmdr 2023-05-08 12:16:35 -07:00 committed by Gerrit - the friendly Code Review server
commit 4ba46ecec1
1 changed files with 96 additions and 86 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

182
drivers/interconnect/qcom/pineapple.c
View File

@ -19,6 +19,16 @@
#include "icc-rpmh.h"
#include "qnoc-qos.h"
enum {
VOTER_IDX_HLOS,
VOTER_IDX_DISP,
VOTER_IDX_CAM_IFE_0,
VOTER_IDX_CAM_IFE_1,
VOTER_IDX_CAM_IFE_2,
VOTER_IDX_PCIE_CRM_HW_0,
VOTER_IDX_PCIE_CRM_HW_1,
};
static const struct regmap_config icc_regmap_config = {
.reg_bits = 32,
.reg_stride = 4,
@ -2272,7 +2282,7 @@ static struct qcom_icc_node qns_pcie_mem_noc_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_acv = {
.name = "ACV",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.enable_mask = 0x1,
.perf_mode_mask = 0x2,
.num_nodes = 1,
@ -2281,14 +2291,14 @@ static struct qcom_icc_bcm bcm_acv = {
static struct qcom_icc_bcm bcm_ce0 = {
.name = "CE0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.num_nodes = 1,
.nodes = { &qxm_crypto },
};
static struct qcom_icc_bcm bcm_cn0 = {
.name = "CN0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.enable_mask = 0x1,
.keepalive = true,
.num_nodes = 54,
@ -2332,7 +2342,7 @@ static struct qcom_icc_bcm bcm_cn1 = {
static struct qcom_icc_bcm bcm_co0 = {
.name = "CO0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.enable_mask = 0x1,
.num_nodes = 2,
.nodes = { &qnm_nsp, &qns_nsp_gemnoc },
@ -2340,14 +2350,14 @@ static struct qcom_icc_bcm bcm_co0 = {
static struct qcom_icc_bcm bcm_lp0 = {
.name = "LP0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.num_nodes = 2,
.nodes = { &qnm_lpass_lpinoc, &qns_lpass_aggnoc },
};
static struct qcom_icc_bcm bcm_mc0 = {
.name = "MC0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.num_nodes = 1,
.nodes = { &ebi },
@ -2355,7 +2365,7 @@ static struct qcom_icc_bcm bcm_mc0 = {
static struct qcom_icc_bcm bcm_mm0 = {
.name = "MM0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive_early = true,
.num_nodes = 1,
.nodes = { &qns_mem_noc_hf },
@ -2363,7 +2373,7 @@ static struct qcom_icc_bcm bcm_mm0 = {
static struct qcom_icc_bcm bcm_mm1 = {
.name = "MM1",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.enable_mask = 0x1,
.num_nodes = 8,
.nodes = { &qnm_camnoc_hf, &qnm_camnoc_icp,
@ -2374,7 +2384,7 @@ static struct qcom_icc_bcm bcm_mm1 = {
static struct qcom_icc_bcm bcm_qup0 = {
.name = "QUP0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.vote_scale = 1,
.num_nodes = 1,
@ -2383,7 +2393,7 @@ static struct qcom_icc_bcm bcm_qup0 = {
static struct qcom_icc_bcm bcm_qup1 = {
.name = "QUP1",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.vote_scale = 1,
.num_nodes = 1,
@ -2392,7 +2402,7 @@ static struct qcom_icc_bcm bcm_qup1 = {
static struct qcom_icc_bcm bcm_qup2 = {
.name = "QUP2",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.vote_scale = 1,
.num_nodes = 1,
@ -2401,7 +2411,7 @@ static struct qcom_icc_bcm bcm_qup2 = {
static struct qcom_icc_bcm bcm_sh0 = {
.name = "SH0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.num_nodes = 1,
.nodes = { &qns_llcc },
@ -2409,7 +2419,7 @@ static struct qcom_icc_bcm bcm_sh0 = {
static struct qcom_icc_bcm bcm_sh1 = {
.name = "SH1",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.enable_mask = 0x1,
.num_nodes = 15,
.nodes = { &alm_gpu_tcu, &alm_sys_tcu,
@ -2424,7 +2434,7 @@ static struct qcom_icc_bcm bcm_sh1 = {
static struct qcom_icc_bcm bcm_sn0 = {
.name = "SN0",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.keepalive = true,
.num_nodes = 1,
.nodes = { &qns_gemnoc_sf },
@ -2432,28 +2442,28 @@ static struct qcom_icc_bcm bcm_sn0 = {
static struct qcom_icc_bcm bcm_sn2 = {
.name = "SN2",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.num_nodes = 1,
.nodes = { &qnm_aggre1_noc },
};
static struct qcom_icc_bcm bcm_sn3 = {
.name = "SN3",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.num_nodes = 1,
.nodes = { &qnm_aggre2_noc },
};
static struct qcom_icc_bcm bcm_sn4 = {
.name = "SN4",
.voter_idx = 0,
.voter_idx = VOTER_IDX_HLOS,
.num_nodes = 1,
.nodes = { &qns_pcie_mem_noc },
};
static struct qcom_icc_bcm bcm_acv_disp = {
.name = "ACV",
.voter_idx = 1,
.voter_idx = VOTER_IDX_DISP,
.enable_mask = 0x1,
.perf_mode_mask = 0x2,
.num_nodes = 1,
@ -2462,28 +2472,28 @@ static struct qcom_icc_bcm bcm_acv_disp = {
static struct qcom_icc_bcm bcm_mc0_disp = {
.name = "MC0",
.voter_idx = 1,
.voter_idx = VOTER_IDX_DISP,
.num_nodes = 1,
.nodes = { &ebi_disp },
};
static struct qcom_icc_bcm bcm_mm0_disp = {
.name = "MM0",
.voter_idx = 1,
.voter_idx = VOTER_IDX_DISP,
.num_nodes = 1,
.nodes = { &qns_mem_noc_hf_disp },
};
static struct qcom_icc_bcm bcm_sh0_disp = {
.name = "SH0",
.voter_idx = 1,
.voter_idx = VOTER_IDX_DISP,
.num_nodes = 1,
.nodes = { &qns_llcc_disp },
};
static struct qcom_icc_bcm bcm_sh1_disp = {
.name = "SH1",
.voter_idx = 1,
.voter_idx = VOTER_IDX_DISP,
.enable_mask = 0x1,
.num_nodes = 2,
.nodes = { &qnm_mnoc_hf_disp, &qnm_pcie_disp },
@ -2491,7 +2501,7 @@ static struct qcom_icc_bcm bcm_sh1_disp = {
static struct qcom_icc_bcm bcm_acv_cam_ife_0 = {
.name = "ACV",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.enable_mask = 0x1,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_0 },
@ -2499,21 +2509,21 @@ static struct qcom_icc_bcm bcm_acv_cam_ife_0 = {
static struct qcom_icc_bcm bcm_mc0_cam_ife_0 = {
.name = "MC0",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_0 },
};
static struct qcom_icc_bcm bcm_mm0_cam_ife_0 = {
.name = "MM0",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.num_nodes = 1,
.nodes = { &qns_mem_noc_hf_cam_ife_0 },
};
static struct qcom_icc_bcm bcm_mm1_cam_ife_0 = {
.name = "MM1",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.enable_mask = 0x1,
.num_nodes = 4,
.nodes = { &qnm_camnoc_hf_cam_ife_0, &qnm_camnoc_icp_cam_ife_0,
@ -2522,14 +2532,14 @@ static struct qcom_icc_bcm bcm_mm1_cam_ife_0 = {
static struct qcom_icc_bcm bcm_sh0_cam_ife_0 = {
.name = "SH0",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.num_nodes = 1,
.nodes = { &qns_llcc_cam_ife_0 },
};
static struct qcom_icc_bcm bcm_sh1_cam_ife_0 = {
.name = "SH1",
.voter_idx = 2,
.voter_idx = VOTER_IDX_CAM_IFE_0,
.enable_mask = 0x1,
.num_nodes = 3,
.nodes = { &qnm_mnoc_hf_cam_ife_0, &qnm_mnoc_sf_cam_ife_0,
@ -2538,7 +2548,7 @@ static struct qcom_icc_bcm bcm_sh1_cam_ife_0 = {
static struct qcom_icc_bcm bcm_acv_cam_ife_1 = {
.name = "ACV",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.enable_mask = 0x1,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_1 },
@ -2546,21 +2556,21 @@ static struct qcom_icc_bcm bcm_acv_cam_ife_1 = {
static struct qcom_icc_bcm bcm_mc0_cam_ife_1 = {
.name = "MC0",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_1 },
};
static struct qcom_icc_bcm bcm_mm0_cam_ife_1 = {
.name = "MM0",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.num_nodes = 1,
.nodes = { &qns_mem_noc_hf_cam_ife_1 },
};
static struct qcom_icc_bcm bcm_mm1_cam_ife_1 = {
.name = "MM1",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.enable_mask = 0x1,
.num_nodes = 4,
.nodes = { &qnm_camnoc_hf_cam_ife_1, &qnm_camnoc_icp_cam_ife_1,
@ -2569,14 +2579,14 @@ static struct qcom_icc_bcm bcm_mm1_cam_ife_1 = {
static struct qcom_icc_bcm bcm_sh0_cam_ife_1 = {
.name = "SH0",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.num_nodes = 1,
.nodes = { &qns_llcc_cam_ife_1 },
};
static struct qcom_icc_bcm bcm_sh1_cam_ife_1 = {
.name = "SH1",
.voter_idx = 3,
.voter_idx = VOTER_IDX_CAM_IFE_1,
.enable_mask = 0x1,
.num_nodes = 3,
.nodes = { &qnm_mnoc_hf_cam_ife_1, &qnm_mnoc_sf_cam_ife_1,
@ -2585,7 +2595,7 @@ static struct qcom_icc_bcm bcm_sh1_cam_ife_1 = {
static struct qcom_icc_bcm bcm_acv_cam_ife_2 = {
.name = "ACV",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.enable_mask = 0x1,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_2 },
@ -2593,21 +2603,21 @@ static struct qcom_icc_bcm bcm_acv_cam_ife_2 = {
static struct qcom_icc_bcm bcm_mc0_cam_ife_2 = {
.name = "MC0",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.num_nodes = 1,
.nodes = { &ebi_cam_ife_2 },
};
static struct qcom_icc_bcm bcm_mm0_cam_ife_2 = {
.name = "MM0",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.num_nodes = 1,
.nodes = { &qns_mem_noc_hf_cam_ife_2 },
};
static struct qcom_icc_bcm bcm_mm1_cam_ife_2 = {
.name = "MM1",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.enable_mask = 0x1,
.num_nodes = 4,
.nodes = { &qnm_camnoc_hf_cam_ife_2, &qnm_camnoc_icp_cam_ife_2,
@ -2616,14 +2626,14 @@ static struct qcom_icc_bcm bcm_mm1_cam_ife_2 = {
static struct qcom_icc_bcm bcm_sh0_cam_ife_2 = {
.name = "SH0",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.num_nodes = 1,
.nodes = { &qns_llcc_cam_ife_2 },
};
static struct qcom_icc_bcm bcm_sh1_cam_ife_2 = {
.name = "SH1",
.voter_idx = 4,
.voter_idx = VOTER_IDX_CAM_IFE_2,
.enable_mask = 0x1,
.num_nodes = 3,
.nodes = { &qnm_mnoc_hf_cam_ife_2, &qnm_mnoc_sf_cam_ife_2,
@ -2632,7 +2642,7 @@ static struct qcom_icc_bcm bcm_sh1_cam_ife_2 = {
static struct qcom_icc_bcm bcm_acv_pcie_crm_hw_0 = {
.name = "ACV",
.voter_idx = 5,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 5,
.enable_mask = 0x1,
.num_nodes = 1,
@ -2641,7 +2651,7 @@ static struct qcom_icc_bcm bcm_acv_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_ip0_pcie_crm_hw_0 = {
.name = "IP0",
.voter_idx = 1,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 4,
.vote_scale = 1,
.num_nodes = 1,
@ -2650,7 +2660,7 @@ static struct qcom_icc_bcm bcm_ip0_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_mc0_pcie_crm_hw_0 = {
.name = "MC0",
.voter_idx = 5,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 0,
.num_nodes = 1,
.nodes = { &ebi_pcie_crm_hw_0 },
@ -2658,7 +2668,7 @@ static struct qcom_icc_bcm bcm_mc0_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_sh0_pcie_crm_hw_0 = {
.name = "SH0",
.voter_idx = 5,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 1,
.num_nodes = 1,
.nodes = { &qns_llcc_pcie_crm_hw_0 },
@ -2666,7 +2676,7 @@ static struct qcom_icc_bcm bcm_sh0_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_sh1_pcie_crm_hw_0 = {
.name = "SH1",
.voter_idx = 5,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 2,
.enable_mask = 0x1,
.num_nodes = 1,
@ -2675,7 +2685,7 @@ static struct qcom_icc_bcm bcm_sh1_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_sn4_pcie_crm_hw_0 = {
.name = "SN4",
.voter_idx = 1,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_0,
.crm_node = 3,
.num_nodes = 1,
.nodes = { &qns_pcie_mem_noc_pcie_crm_hw_0 },
@ -2683,7 +2693,7 @@ static struct qcom_icc_bcm bcm_sn4_pcie_crm_hw_0 = {
static struct qcom_icc_bcm bcm_acv_pcie_crm_hw_1 = {
.name = "ACV",
.voter_idx = 6,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 5,
.enable_mask = 0x1,
.num_nodes = 1,
@ -2692,7 +2702,7 @@ static struct qcom_icc_bcm bcm_acv_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_ip0_pcie_crm_hw_1 = {
.name = "IP0",
.voter_idx = 1,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 4,
.vote_scale = 1,
.num_nodes = 1,
@ -2701,7 +2711,7 @@ static struct qcom_icc_bcm bcm_ip0_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_mc0_pcie_crm_hw_1 = {
.name = "MC0",
.voter_idx = 6,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 0,
.num_nodes = 1,
.nodes = { &ebi_pcie_crm_hw_1 },
@ -2709,7 +2719,7 @@ static struct qcom_icc_bcm bcm_mc0_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_sh0_pcie_crm_hw_1 = {
.name = "SH0",
.voter_idx = 6,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 1,
.num_nodes = 1,
.nodes = { &qns_llcc_pcie_crm_hw_1 },
@ -2717,7 +2727,7 @@ static struct qcom_icc_bcm bcm_sh0_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_sh1_pcie_crm_hw_1 = {
.name = "SH1",
.voter_idx = 6,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 2,
.enable_mask = 0x1,
.num_nodes = 1,
@ -2726,7 +2736,7 @@ static struct qcom_icc_bcm bcm_sh1_pcie_crm_hw_1 = {
static struct qcom_icc_bcm bcm_sn4_pcie_crm_hw_1 = {
.name = "SN4",
.voter_idx = 2,
.voter_idx = VOTER_IDX_PCIE_CRM_HW_1,
.crm_node = 3,
.num_nodes = 1,
.nodes = { &qns_pcie_mem_noc_pcie_crm_hw_1 },
@ -2746,7 +2756,7 @@ static struct qcom_icc_node *aggre1_noc_nodes[] = {
};
static char *aggre1_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_aggre1_noc = {
@ -2776,7 +2786,7 @@ static struct qcom_icc_node *aggre2_noc_nodes[] = {
};
static char *aggre2_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_aggre2_noc = {
@ -2811,9 +2821,9 @@ static struct qcom_icc_node *clk_virt_nodes[] = {
};
static char *clk_virt_voters[] = {
"hlos",
"pcie_crm_hw_0",
"pcie_crm_hw_1",
[VOTER_IDX_HLOS] = "hlos",
[VOTER_IDX_PCIE_CRM_HW_0] = "pcie_crm_hw_0",
[VOTER_IDX_PCIE_CRM_HW_1] = "pcie_crm_hw_1",
};
static struct qcom_icc_desc pineapple_clk_virt = {
@ -2882,7 +2892,7 @@ static struct qcom_icc_node *cnoc_cfg_nodes[] = {
};
static char *cnoc_cfg_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_cnoc_cfg = {
@ -2915,7 +2925,7 @@ static struct qcom_icc_node *cnoc_main_nodes[] = {
};
static char *cnoc_main_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_cnoc_main = {
@ -2985,13 +2995,13 @@ static struct qcom_icc_node *gem_noc_nodes[] = {
};
static char *gem_noc_voters[] = {
"hlos",
"disp",
"cam_ife_0",
"cam_ife_1",
"cam_ife_2",
"pcie_crm_hw_0",
"pcie_crm_hw_1",
[VOTER_IDX_HLOS] = "hlos",
[VOTER_IDX_DISP] = "disp",
[VOTER_IDX_CAM_IFE_0] = "cam_ife_0",
[VOTER_IDX_CAM_IFE_1] = "cam_ife_1",
[VOTER_IDX_CAM_IFE_2] = "cam_ife_2",
[VOTER_IDX_PCIE_CRM_HW_0] = "pcie_crm_hw_0",
[VOTER_IDX_PCIE_CRM_HW_1] = "pcie_crm_hw_1",
};
static struct qcom_icc_desc pineapple_gem_noc = {
@ -3013,7 +3023,7 @@ static struct qcom_icc_node *lpass_ag_noc_nodes[] = {
};
static char *lpass_ag_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_lpass_ag_noc = {
@ -3036,7 +3046,7 @@ static struct qcom_icc_node *lpass_lpiaon_noc_nodes[] = {
};
static char *lpass_lpiaon_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_lpass_lpiaon_noc = {
@ -3058,7 +3068,7 @@ static struct qcom_icc_node *lpass_lpicx_noc_nodes[] = {
};
static char *lpass_lpicx_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_lpass_lpicx_noc = {
@ -3106,13 +3116,13 @@ static struct qcom_icc_node *mc_virt_nodes[] = {
};
static char *mc_virt_voters[] = {
"hlos",
"disp",
"cam_ife_0",
"cam_ife_1",
"cam_ife_2",
"pcie_crm_hw_0",
"pcie_crm_hw_1",
[VOTER_IDX_HLOS] = "hlos",
[VOTER_IDX_DISP] = "disp",
[VOTER_IDX_CAM_IFE_0] = "cam_ife_0",
[VOTER_IDX_CAM_IFE_1] = "cam_ife_1",
[VOTER_IDX_CAM_IFE_2] = "cam_ife_2",
[VOTER_IDX_PCIE_CRM_HW_0] = "pcie_crm_hw_0",
[VOTER_IDX_PCIE_CRM_HW_1] = "pcie_crm_hw_1",
};
static struct qcom_icc_desc pineapple_mc_virt = {
@ -3171,11 +3181,11 @@ static struct qcom_icc_node *mmss_noc_nodes[] = {
};
static char *mmss_noc_voters[] = {
"hlos",
"disp",
"cam_ife_0",
"cam_ife_1",
"cam_ife_2",
[VOTER_IDX_HLOS] = "hlos",
[VOTER_IDX_DISP] = "disp",
[VOTER_IDX_CAM_IFE_0] = "cam_ife_0",
[VOTER_IDX_CAM_IFE_1] = "cam_ife_1",
[VOTER_IDX_CAM_IFE_2] = "cam_ife_2",
};
static struct qcom_icc_desc pineapple_mmss_noc = {
@ -3198,7 +3208,7 @@ static struct qcom_icc_node *nsp_noc_nodes[] = {
};
static char *nsp_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_nsp_noc = {
@ -3232,9 +3242,9 @@ static struct qcom_icc_node *pcie_anoc_nodes[] = {
};
static char *pcie_anoc_voters[] = {
"hlos",
"pcie_crm_hw_0",
"pcie_crm_hw_1",
[VOTER_IDX_HLOS] = "hlos",
[VOTER_IDX_PCIE_CRM_HW_0] = "pcie_crm_hw_0",
[VOTER_IDX_PCIE_CRM_HW_1] = "pcie_crm_hw_1",
};
static struct qcom_icc_desc pineapple_pcie_anoc = {
@ -3260,7 +3270,7 @@ static struct qcom_icc_node *system_noc_nodes[] = {
};
static char *system_noc_voters[] = {
"hlos",
[VOTER_IDX_HLOS] = "hlos",
};
static struct qcom_icc_desc pineapple_system_noc = {