pinctrl: renesas: rzg2l: Make reverse order of enable() for disable()
[ Upstream commit dd462cf53e4dff0f4eba5e6650e31ceddec74c6f ]
We usually do reverse order of enable() for disable(). Currently, the
ordering of irq_chip_disable_parent() is not correct in
rzg2l_gpio_irq_disable(). Fix the incorrect order.
Fixes: db2e5f21a4
("pinctrl: renesas: pinctrl-rzg2l: Add IRQ domain to handle GPIO interrupt")
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Tested-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230918123355.262115-2-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
parent
cd7d804f52
commit
1c4eb1bc39
@ -1173,6 +1173,8 @@ static void rzg2l_gpio_irq_disable(struct irq_data *d)
|
||||
u32 port;
|
||||
u8 bit;
|
||||
|
||||
irq_chip_disable_parent(d);
|
||||
|
||||
port = RZG2L_PIN_ID_TO_PORT(hwirq);
|
||||
bit = RZG2L_PIN_ID_TO_PIN(hwirq);
|
||||
|
||||
@ -1187,7 +1189,6 @@ static void rzg2l_gpio_irq_disable(struct irq_data *d)
|
||||
spin_unlock_irqrestore(&pctrl->lock, flags);
|
||||
|
||||
gpiochip_disable_irq(gc, hwirq);
|
||||
irq_chip_disable_parent(d);
|
||||
}
|
||||
|
||||
static void rzg2l_gpio_irq_enable(struct irq_data *d)
|
||||
|
Loading…
Reference in New Issue
Block a user