25089 lines
1.0 MiB
25089 lines
1.0 MiB
/dts-v1/;
|
|
|
|
/ {
|
|
model = "Samsung E3Q PROJECT (board-id,02)";
|
|
compatible = "qcom,pineapple-mtp", "qcom,pineapple", "qcom,pineapplep-mtp", "qcom,pineapplep", "qcom,mtp";
|
|
qcom,msm-id = <0x22d 0x20000 0x22d 0x10000 0x241 0x20000 0x241 0x10000>;
|
|
qcom,board-id = <0x08 0x02>;
|
|
dtbo-hw_rev = <0x02>;
|
|
dtbo-hw_rev_end = <0x02>;
|
|
|
|
fragment@smd {
|
|
target-path = "/";
|
|
|
|
__overlay__ {
|
|
|
|
samsung_mobile_device {
|
|
compatible = "simple-bus";
|
|
phandle = <0x127>;
|
|
|
|
input_booster {
|
|
status = "okay";
|
|
compatible = "input_booster";
|
|
resValcount = "2";
|
|
max_resource_count = "4";
|
|
max_cluster_count = "4";
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
cpu_cluster_policy = "7,5,2,0";
|
|
ib_release_values = "-1,0,-2,0";
|
|
allowed_resources = "0,1,2,3";
|
|
|
|
booster@1 {
|
|
booster,label = "Disable_Mode";
|
|
booster,mode = "1";
|
|
|
|
booster_key@1 {
|
|
input_booster,label = "Touch_Disable";
|
|
input_booster,type = <0x02>;
|
|
input_booster,head_time = <0x00>;
|
|
input_booster,tail_time = <0x00>;
|
|
|
|
input_booster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
booster@2 {
|
|
booster,label = "Sip_Mode";
|
|
booster,mode = "2";
|
|
|
|
booster_key@1 {
|
|
input_booster,label = "sip_touch";
|
|
input_booster,type = <0x02>;
|
|
input_booster,head_time = <0x78>;
|
|
input_booster,tail_time = <0x00>;
|
|
|
|
input_booster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x114900 0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
booster@3 {
|
|
booster,label = "Game_Mode";
|
|
booster,mode = "3";
|
|
|
|
booster_key@1 {
|
|
input_booster,label = "GAME_MT";
|
|
input_booster,type = <0x03>;
|
|
input_booster,head_time = <0x00>;
|
|
input_booster,tail_time = <0x00>;
|
|
|
|
input_booster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
booster@4 {
|
|
booster,label = "input_booster";
|
|
booster,mode = "0";
|
|
|
|
booster_key@1 {
|
|
input_booster,label = "key";
|
|
input_booster,type = <0x00>;
|
|
input_booster,head_time = <0x1f4>;
|
|
input_booster,tail_time = <0x00>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x00>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@2 {
|
|
input_booster,label = "touchkey";
|
|
input_booster,type = <0x01>;
|
|
input_booster,head_time = <0x01>;
|
|
input_booster,tail_time = <0x1f4>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x00>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@3 {
|
|
input_booster,label = "touch";
|
|
input_booster,type = <0x02>;
|
|
input_booster,head_time = <0xc8>;
|
|
input_booster,tail_time = <0x12c>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x02>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x05 0x05>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@4 {
|
|
input_booster,label = "multitouch";
|
|
input_booster,type = <0x03>;
|
|
input_booster,head_time = <0xc8>;
|
|
input_booster,tail_time = <0x320>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x02>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@5 {
|
|
input_booster,label = "keyboard";
|
|
input_booster,type = <0x04>;
|
|
input_booster,head_time = <0x82>;
|
|
input_booster,tail_time = <0x82>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x02>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@6 {
|
|
input_booster,label = "MOUSE";
|
|
input_booster,type = <0x05>;
|
|
input_booster,head_time = <0xc8>;
|
|
input_booster,tail_time = <0x12c>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x00>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@7 {
|
|
input_booster,label = "mouse_wheel";
|
|
input_booster,type = <0x06>;
|
|
input_booster,head_time = <0xc8>;
|
|
input_booster,tail_time = <0x00>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x00>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@8 {
|
|
input_booster,label = "pen_hover";
|
|
input_booster,type = <0x07>;
|
|
input_booster,head_time = <0x82>;
|
|
input_booster,tail_time = <0x1f4>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x00>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
booster_key@9 {
|
|
input_booster,label = "pen";
|
|
input_booster,type = <0x08>;
|
|
input_booster,head_time = <0xc8>;
|
|
input_booster,tail_time = <0x258>;
|
|
|
|
inputbooster,resource {
|
|
compatible = "resource";
|
|
|
|
resource@1 {
|
|
resource,label = "CPU";
|
|
resource,id = "0";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@2 {
|
|
resource,label = "DDR";
|
|
resource,id = "1";
|
|
resource,value = <0x00 0x00>;
|
|
};
|
|
|
|
resource@3 {
|
|
resource,label = "HMP";
|
|
resource,id = "2";
|
|
resource,value = <0x02 0x02>;
|
|
};
|
|
|
|
resource@4 {
|
|
resource,label = "LPM";
|
|
resource,id = "3";
|
|
resource,value = <0x05 0x05>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
max77775-charger {
|
|
charger,fac_vsys = <0x1130>;
|
|
charger,enable_sysovlo_irq;
|
|
charger,fsw = <0x02>;
|
|
charger,enable_noise_wa;
|
|
phandle = <0x128>;
|
|
};
|
|
|
|
battery {
|
|
battery,fgsrc_switch_name = "max77775-charger";
|
|
battery,otg_name = "max77775-otg";
|
|
status = "okay";
|
|
compatible = "samsung,sec-battery";
|
|
battery,vendor = "Battery";
|
|
battery,charger_name = "sec-direct-charger";
|
|
battery,fuelgauge_name = "max77775-fuelgauge";
|
|
battery,technology = <0x02>;
|
|
battery,chip_vendor = "QCOM";
|
|
battery,batt_data_version = <0x01>;
|
|
battery,adc_check_count = <0x05>;
|
|
battery,temp_check_type = <0x02>;
|
|
battery,usb_temp_check_type = <0x02>;
|
|
battery,chg_temp_check_type = <0x02>;
|
|
battery,wpc_temp_check_type = <0x02>;
|
|
battery,lrp_temp_check_type = <0x02>;
|
|
battery,thermal_source = <0x02>;
|
|
battery,usb_thermal_source = <0x02>;
|
|
battery,chg_thermal_source = <0x02>;
|
|
battery,wpc_thermal_source = <0x02>;
|
|
battery,inbat_ocv_type = <0x00>;
|
|
battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
|
|
battery,cable_check_type = <0x04>;
|
|
battery,cable_source_type = <0x01>;
|
|
battery,polling_type = <0x01>;
|
|
battery,monitor_initial_count = <0x00>;
|
|
battery,battery_check_type = <0x00>;
|
|
battery,ovp_uvlo_check_type = <0x03>;
|
|
battery,temp_check_count = <0x01>;
|
|
battery,usb_protection_temp = <0x1f4>;
|
|
battery,temp_gap_bat_usb = <0x96>;
|
|
battery,overheatlimit_threshold = <0x2bc>;
|
|
battery,overheatlimit_recovery = <0x2a8>;
|
|
battery,wire_warm_overheat_thresh = <0x1f4>;
|
|
battery,wire_normal_warm_thresh = <0x1a4>;
|
|
battery,wire_cool1_normal_thresh = <0xb4>;
|
|
battery,wire_cool2_cool1_thresh = <0x96>;
|
|
battery,wire_cool3_cool2_thresh = <0x32>;
|
|
battery,wire_cold_cool3_thresh = <0x00>;
|
|
battery,wireless_warm_overheat_thresh = <0x1f4>;
|
|
battery,wireless_normal_warm_thresh = <0x1a4>;
|
|
battery,wireless_cool1_normal_thresh = <0xb4>;
|
|
battery,wireless_cool2_cool1_thresh = <0x96>;
|
|
battery,wireless_cool3_cool2_thresh = <0x32>;
|
|
battery,wireless_cold_cool3_thresh = <0x00>;
|
|
battery,tx_high_threshold = <0x1f4>;
|
|
battery,tx_high_recovery = <0x1c2>;
|
|
battery,tx_low_threshold = <0x00>;
|
|
battery,tx_low_recovery = <0x32>;
|
|
battery,wire_warm_current = <0xda2>;
|
|
battery,wire_cool1_current = <0xd8a>;
|
|
battery,wire_cool2_current = <0x46d>;
|
|
battery,wire_cool3_current = <0x1d3>;
|
|
battery,wireless_warm_current = <0xd48>;
|
|
battery,wireless_cool1_current = <0xa8c>;
|
|
battery,wireless_cool2_current = <0x48d>;
|
|
battery,wireless_cool3_current = <0x1cd>;
|
|
battery,full_check_type = <0x02>;
|
|
battery,full_check_type_2nd = <0x02>;
|
|
battery,full_check_count = <0x01>;
|
|
battery,chg_gpio_full_check = <0x00>;
|
|
battery,chg_polarity_full_check = <0x01>;
|
|
battery,chg_high_temp = <0x24e>;
|
|
battery,chg_high_temp_recovery = <0x212>;
|
|
battery,chg_input_limit_current = <0x3e8>;
|
|
battery,chg_charging_limit_current = <0x76c>;
|
|
battery,dchg_high_temp = <0x2da 0x24e 0x2da 0x24e>;
|
|
battery,dchg_high_temp_recovery = <0x29e 0x212 0x29e 0x212>;
|
|
battery,dchg_high_batt_temp = <0x3e8 0x19a 0x3e8 0x190>;
|
|
battery,dchg_high_batt_temp_recovery = <0x3e8 0x190 0x3e8 0x186>;
|
|
battery,dchg_input_limit_current = <0x3e8>;
|
|
battery,dchg_charging_limit_current = <0x7d0>;
|
|
battery,wpc_temp_control_source = <0x01>;
|
|
battery,wpc_high_temp = <0x195>;
|
|
battery,wpc_high_temp_recovery = <0x18b>;
|
|
battery,wpc_input_limit_current = <0x320>;
|
|
battery,wpc_charging_limit_current = <0xa8c>;
|
|
battery,wpc_temp_lcd_on_control_source = <0x01>;
|
|
battery,wpc_lcd_on_input_limit_current = <0x320>;
|
|
battery,wpc_store_high_temp = <0x168>;
|
|
battery,wpc_store_high_temp_recovery = <0x154>;
|
|
battery,wpc_store_charging_limit_current = <0x190>;
|
|
battery,wpc_store_lcd_on_high_temp = <0x168>;
|
|
battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
|
|
battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
|
|
battery,fcc_by_tx = <0x320>;
|
|
battery,sleep_mode_limit_current = <0x320>;
|
|
battery,wc_full_input_limit_current = <0x64>;
|
|
battery,ta_alert_wa;
|
|
battery,mix_high_temp = <0x1a4>;
|
|
battery,mix_high_chg_temp = <0x1f4>;
|
|
battery,mix_high_temp_recovery = <0x186>;
|
|
battery,mix_v2_lrp_recov = <0x1b8>;
|
|
battery,mix_v2_lrp_cond = <0x1cc>;
|
|
battery,mix_v2_bat_cond = <0x1e0>;
|
|
battery,mix_v2_chg_cond = <0x00>;
|
|
battery,mix_v2_dchg_cond = <0x00>;
|
|
battery,full_condition_type = <0x09>;
|
|
battery,full_condition_soc = <0x5d>;
|
|
battery,full_condition_vcell = <0x1130>;
|
|
battery,recharge_check_count = <0x01>;
|
|
battery,recharge_condition_type = <0x04>;
|
|
battery,recharge_condition_soc = <0x62>;
|
|
battery,recharge_condition_vcell = <0x111c>;
|
|
battery,charging_reset_time = <0x00>;
|
|
battery,chg_float_voltage = <0x1162>;
|
|
battery,pre_afc_work_delay = <0x7d0>;
|
|
battery,pre_wc_afc_work_delay = <0xfa0>;
|
|
battery,pre_afc_input_current = <0x1f4>;
|
|
battery,pre_wc_afc_input_current = <0x1f4>;
|
|
battery,swelling_high_rechg_voltage = <0xfd2>;
|
|
battery,swelling_low_rechg_voltage = <0x10cc>;
|
|
battery,siop_icl = <0x4b0>;
|
|
battery,siop_fcc = <0x708>;
|
|
battery,siop_hv_icl = <0x2a3>;
|
|
battery,siop_hv_icl_2nd = <0x226>;
|
|
battery,siop_hv_fcc = <0x708>;
|
|
battery,siop_apdo_icl = <0x3e8>;
|
|
battery,siop_apdo_fcc = <0x7d0>;
|
|
battery,siop_wpc_icl = <0x258>;
|
|
battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
|
|
battery,siop_hv_wpc_icl = <0x2a3>;
|
|
battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
|
|
battery,siop_store_hv_wpc_icl = <0x1c2>;
|
|
battery,store_mode_buckoff;
|
|
battery,temp_table_LRP_45W = <0x19a 0x190 0x186 0x17c 0x190 0x186 0x17c 0x172 0x6a4 0xd48 0x44c 0x898>;
|
|
battery,rp_current_rp1 = <0x1f4>;
|
|
battery,rp_current_rp2 = <0x5dc>;
|
|
battery,rp_current_rp3 = <0xbb8>;
|
|
battery,rp_current_rdu_rp3 = <0x834>;
|
|
battery,rp_current_abnormal_rp3 = <0x708>;
|
|
battery,pd_charging_charge_power = <0x3a98>;
|
|
battery,max_charging_current = <0x105d>;
|
|
battery,store_mode_charging_max = <0x46>;
|
|
battery,store_mode_charging_min = <0x3c>;
|
|
battery,wireless_cc_cv = <0x55>;
|
|
battery,wireless_otg_input_current = <0x384>;
|
|
battery,age_data_cycle = <0x00 0xc8 0xfa 0x12c 0x3e8>;
|
|
battery,age_data_full_condition_soc = <0x5d 0x5c 0x5b 0x5a 0x59>;
|
|
battery,age_data_chg_float_voltage_offset = <0x00 0x14 0x28 0x3c 0x6e>;
|
|
battery,age_data_full_condition_vcell_offset = <0x00 0x14 0x28 0x3c 0x6e>;
|
|
battery,age_data_recharge_condition_vcell_offset = <0x00 0x14 0x28 0x3c 0x6e>;
|
|
battery,age_data = <0x00 0x10fe 0x10b8 0x109a 0x5d 0x12c 0x10ea 0x10a4 0x1086 0x5c 0x190 0x10d6 0x1090 0x1072 0x5b 0x2bc 0x10c2 0x107c 0x105e 0x5a 0x3e8 0x1090 0x104a 0x102c 0x59>;
|
|
battery,health_condition_cycle = <0x384 0x4b0 0x5dc>;
|
|
battery,health_condition_asoc = <0x4b 0x41 0x37>;
|
|
battery,max_input_voltage = <0x2328>;
|
|
battery,max_input_current = <0xbb8>;
|
|
battery,cisd_alg_index = <0x08>;
|
|
battery,cisd_max_voltage_thr = <0x11a8>;
|
|
battery,ignore_cisd_index = <0x00 0x00>;
|
|
battery,ignore_cisd_index_d = <0x00 0x50>;
|
|
battery,expired_time = <0x2454>;
|
|
battery,recharging_expired_time = <0x1518>;
|
|
battery,battery_full_capacity = <0x1388>;
|
|
battery,ttf_capacity = <0x1324>;
|
|
battery,cv_data = <0x103e 0x352 0x66b 0xd48 0x366 0x605 0xb77 0x37a 0x595 0x8ad 0x38e 0x506 0x6d5 0x3a2 0x44f 0x500 0x3b6 0x364 0x37c 0x3ca 0x209 0x243 0x3de 0x63 0x20a 0x3e8 0x00>;
|
|
io-channels = <0x01 0x45 0x01 0x46 0x01 0x148 0x01 0x45>;
|
|
io-channel-names = "adc-temp", "adc-chg-temp", "adc-usb-temp", "adc-wpc-temp", "n/a", "n/a", "n/a", "n/a";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x02 0x03 0x04>;
|
|
battery,wireless_charger_name = "mfc-charger";
|
|
battery,temp_adc_type = <0x01>;
|
|
battery,dchg_temp_check_type = <0x02>;
|
|
battery,dchg_thermal_source = <0x03>;
|
|
battery,dctp_by_cgtp;
|
|
battery,temp_table_adc = <0x12af7 0x16619 0x1a4b2 0x1ea23 0x234d1 0x29895 0x30611 0x387ff 0x417b1 0x4c17e 0x57f0f 0x65024 0x7302d 0x81d64 0x9119d 0xa0658 0xaf6f0 0xbc696 0xca5dc 0xd4d35 0xdf4e6 0xe7564 0xee38c>;
|
|
battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
battery,usb_temp_table_adc = <0x12093 0x156e5 0x193b7 0x1da6d 0x22a2c 0x28dc5 0x2fdf5 0x381fe 0x4179b 0x4c0a5 0x57fe7 0x6532f 0x73450 0x8225f 0x916da 0xa0b96 0xafa26 0xbd51d 0xca736 0xd5640 0xdf48f 0xe75e5 0xede7a>;
|
|
battery,usb_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
battery,chg_temp_table_adc = <0xc877 0x11427 0x15a71 0x19cd7 0x1df7e 0x23fb6 0x2a5ef 0x32098 0x38509 0x44a20 0x50017 0x5cad6 0x6a561 0x790a6 0x884ca 0x97d69 0xa74c2 0xb13d4 0xc3a27 0xcbef3 0xda4e5 0xe2eef 0xeaf98>;
|
|
battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
battery,wpc_temp_table_adc = <0x12af7 0x16619 0x1a4b2 0x1ea23 0x234d1 0x29895 0x30611 0x387ff 0x417b1 0x4c17e 0x57f0f 0x65024 0x7302d 0x81d64 0x9119d 0xa0658 0xaf6f0 0xbc696 0xca5dc 0xd4d35 0xdf4e6 0xe7564 0xee38c>;
|
|
battery,wpc_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
battery,support_usb_conn_check;
|
|
battery,loosened_unknown_temp;
|
|
battery,abnormal_wpc_check;
|
|
battery,dctp_bootmode_en;
|
|
battery,dchg_dc_in_swelling;
|
|
battery,support_fpdo_dc;
|
|
battery,fpdo_dc_charge_power = <0x57e4>;
|
|
battery,icl_by_tx_gear = <0x44c>;
|
|
battery,fcc_by_tx_gear = <0x578>;
|
|
battery,standard_curr = <0x11b2>;
|
|
battery,max_charging_charge_power = <0xafc8>;
|
|
battery,high_temp_float = <0x1068>;
|
|
battery,low_temp_float = <0x1162>;
|
|
battery,chgen_over_swell_rechg_vol;
|
|
battery,chg_ocp_current = <0x00>;
|
|
battery,chg_ocp_dtc = <0x64>;
|
|
battery,enable_check_wpc_temp_v2;
|
|
battery,wpc_temp_v2_cond = <0x181>;
|
|
battery,enable_mix_v2;
|
|
battery,siop_scenarios = <0x14 0x00>;
|
|
battery,siop_curr_type_num = <0x03>;
|
|
battery,siop_icl_20 = <0x3e8 0x3e8 0x3e8>;
|
|
battery,siop_fcc_20 = <0xffff 0xffff 0xffff>;
|
|
battery,siop_icl_0 = <0xffff 0xffff 0xffff>;
|
|
battery,siop_fcc_0 = <0x64 0x64 0x64>;
|
|
battery,temp_table_LRP_NORMAL = <0x186 0x17c 0x17c 0x172 0x186 0x17c 0x17c 0x172 0x3e8 0x7d0 0x4b0 0x708>;
|
|
battery,temp_table_LRP_25W = <0x19a 0x190 0x186 0x17c 0x190 0x186 0x17c 0x172 0x6a4 0xd48 0x44c 0x898>;
|
|
battery,age_data_by_offset;
|
|
battery,step_chg_type = <0x00>;
|
|
battery,dc_step_chg_cond_v_margin = <0x0a>;
|
|
battery,dc_step_chg_type = <0xe9 0xe9 0x2a9 0x3a9 0x2a9>;
|
|
battery,dc_step_chg_charge_power = <0x55f0>;
|
|
battery,dc_step_chg_step = <0x05>;
|
|
battery,dc_step_chg_cond_vol = <0x104f 0x10c2 0x1171 0x1167 0x1162>;
|
|
battery,dc_step_chg_val_vfloat = <0x104f 0x10c2 0x1171 0x1167 0x1162>;
|
|
battery,dc_step_chg_val_iout = <0x11ee 0xdc0 0xaf0 0xaf0 0xaf0>;
|
|
battery,dc_step_chg_vol_offset = <0x00 0x00 0x0f 0x05 0x00>;
|
|
battery,dc_step_chg_cond_iin = <0x6e0 0x578 0x212 0x15e 0x00>;
|
|
battery,dc_step_chg_iin_check_cnt = <0x03>;
|
|
battery,dc_step_chg_cond_soc = <0x28 0x41 0x50 0x63 0x64 0x28 0x41 0x50 0x63 0x64 0x28 0x41 0x50 0x63 0x64 0x28 0x41 0x50 0x63 0x64>;
|
|
battery,dis_auto_shipmode_temp_ctrl;
|
|
battery,boosting_voltage_aicl;
|
|
battery,tx_stop_capacity = <0x1e>;
|
|
battery,tx_minduty_default = <0x14>;
|
|
battery,tx_minduty_5V = <0x32>;
|
|
battery,tx_uno_iout = <0x5dc>;
|
|
battery,tx_uno_iout_gear = <0x7d0>;
|
|
battery,tx_uno_iout_aov_gear = <0x5dc>;
|
|
battery,tx_mfc_iout_gear = <0x5dc>;
|
|
battery,tx_mfc_iout_aov_gear = <0x384>;
|
|
battery,tx_mfc_iout_phone = <0x44c>;
|
|
battery,tx_mfc_iout_phone_5v = <0x12c>;
|
|
battery,tx_mfc_iout_lcd_on = <0x384>;
|
|
battery,tx_5v_disable;
|
|
battery,phm_vout_ctrl_dev = <0x08>;
|
|
battery,nv_wc_headroom = <0x06>;
|
|
battery,wpc_warm_fod;
|
|
battery,wc21_icl = <0x4b0>;
|
|
battery,support_spsn_ctrl;
|
|
battery,ttf_hv_charge_current = <0xc80>;
|
|
battery,ttf_fpdo_dc_charge_current = <0xed8>;
|
|
battery,ttf_dc25_charge_current = <0x13ec>;
|
|
battery,ttf_dc45_charge_current = <0x189c>;
|
|
battery,ttf_wireless_charge_current = <0x35c>;
|
|
battery,ttf_hv_wireless_charge_current = <0x62c>;
|
|
battery,ttf_wc20_wireless_charge_current = <0x8fc>;
|
|
battery,ttf_wc21_wireless_charge_current = <0x988>;
|
|
phandle = <0x129>;
|
|
};
|
|
|
|
vibrator_info {
|
|
status = "okay";
|
|
compatible = "samsung,vib-info";
|
|
functions = "INTENSITY", "HAPTIC_ENGINE", "INDEX_HAPTIC_PATTERN", "CAPABILITY_EXTERNAL_CONTROL", "PRIMITIVE_EFFECT_COMPOSE";
|
|
samsung,intensities = <0x00 0x7d0 0xfa0 0x1770 0x1f40 0x2710>;
|
|
samsung,haptic_intensities = <0x00 0xbb8 0xfa0 0x1770 0x1f40 0x2710>;
|
|
phandle = <0x12a>;
|
|
};
|
|
|
|
sec_vib_inputff {
|
|
status = "okay";
|
|
compatible = "sec_vib_inputff";
|
|
haptic,normal_ratio = <0x64>;
|
|
haptic,overdrive_ratio = <0x64>;
|
|
haptic,high_temp_ref = <0x30>;
|
|
haptic,high_temp_ratio = <0x46>;
|
|
haptic,f0_cal_way = "MANUAL";
|
|
};
|
|
|
|
usb_vendor_notify {
|
|
compatible = "samsung,usb_vendor_notify";
|
|
phandle = <0x05>;
|
|
};
|
|
|
|
usb_vendor_receiver {
|
|
compatible = "samsung,usb_vendor_receiver";
|
|
notify = <0x05>;
|
|
phandle = <0x12b>;
|
|
};
|
|
|
|
sec_abc {
|
|
compatible = "samsung,sec_abc";
|
|
status = "okay";
|
|
|
|
abc_spec_type1 {
|
|
module_list = "gpu", "gpu_qc", "gpu_qc", "camera", "camera", "vib", "tsp", "tsp_sub", "mm", "camera", "camera", "camera", "camera", "camera", "camera", "camera", "camera", "camera", "gpu";
|
|
name_list = "gpu_fault", "gpu_fault", "gpu_page_fault", "mipi_overflow", "i2c_fail", "int_gnd_short", "tsp_int_fault", "tsp_int_fault", "venus_hung", "mipi_error_rw1", "mipi_error_rs1", "mipi_error_rt1", "mipi_error_fw1", "mipi_error_rt2", "mipi_error_uw1", "mipi_error_rm1", "mipi_error_rb1", "mipi_error_fs1", "gpu_job_timeout";
|
|
threshold_cnt = <0x14 0x02 0x14 0x01 0x01 0x19 0x0a 0x0a 0x0a 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x07>;
|
|
threshold_time = <0x4b0 0x4b0 0x4b0 0x00 0x00 0x05 0x05 0x05 0x03 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x258>;
|
|
};
|
|
};
|
|
|
|
usb_notifier {
|
|
compatible = "samsung,usb-notifier";
|
|
status = "okay";
|
|
support_reverse_bypass_en;
|
|
};
|
|
|
|
abc_hub {
|
|
compatible = "samsung,abc_hub";
|
|
status = "okay";
|
|
|
|
bootc {
|
|
bootc,time_spec_user = <0x186a0>;
|
|
bootc,time_spec_eng = <0x249f0>;
|
|
bootc,time_spec_fac = <0x186a0>;
|
|
};
|
|
};
|
|
|
|
max77775-fuelgauge {
|
|
status = "okay";
|
|
fuelgauge,fuel_alert_soc = <0x01>;
|
|
fuelgauge,jig_gpio = <0xffffffff 0xb6 0x00>;
|
|
fuelgauge,jig_low_active;
|
|
fuelgauge,capacity_max = <0x3e8>;
|
|
fuelgauge,capacity_max_margin = <0x12c>;
|
|
fuelgauge,capacity_min = <0x00>;
|
|
fuelgauge,capacity_calculation_type = <0x5c>;
|
|
fuelgauge,repeated_fuelalert;
|
|
fuelgauge,using_temp_compensation;
|
|
fuelgauge,low_temp_limit = <0x64>;
|
|
fuelgauge,vempty_recover_time = <0xb4>;
|
|
fuelgauge,using_hw_vempty;
|
|
fuelgauge,sw_v_empty_voltage = <0xc80>;
|
|
fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
|
|
fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
|
|
fuelgauge,fg_resistor = <0x05>;
|
|
fuelgauge,bat_id_gpio = <0xffffffff 0x7a 0x00>;
|
|
fuelgauge,lost_soc_trig_soc = <0x3e8>;
|
|
fuelgauge,lost_soc_trig_d_soc = <0x14>;
|
|
fuelgauge,lost_soc_trig_scale = <0x02>;
|
|
fuelgauge,lost_soc_guarantee_soc = <0x1e>;
|
|
fuelgauge,lost_soc_min_vol = <0xc80>;
|
|
fuelgauge,scale_to_102;
|
|
phandle = <0x12c>;
|
|
|
|
battery_params {
|
|
battery0,v_empty = <0xa561>;
|
|
battery0,v_empty_origin = <0x7d54>;
|
|
battery0,capacity = <0x7ab>;
|
|
battery0,fg_reset_wa_data = <0x7aa 0x3200 0x1ea 0x560 0xf02>;
|
|
battery0,data_ver = <0x01>;
|
|
battery0,selected_reg = <0x02 0x7f80 0x12 0x2a00 0x1e 0x266 0x21 0x6200 0x22 0x1480 0x2a 0x23e 0x2c 0xe3e1 0x2d 0x290e 0x2e 0x400 0x2f 0x01 0x32 0xa00 0x33 0xffff 0x37 0x5e0 0x42 0x900 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
|
|
battery1,v_empty = <0xa561>;
|
|
battery1,v_empty_origin = <0x7d54>;
|
|
battery1,capacity = <0x7b7>;
|
|
battery1,fg_reset_wa_data = <0x7b7 0x3200 0x1ed 0x560 0xe02>;
|
|
battery1,data_ver = <0x01>;
|
|
battery1,selected_reg = <0x02 0x7f80 0x12 0x2a00 0x1e 0x266 0x21 0x6200 0x22 0x1400 0x2a 0x23e 0x2c 0xe3e1 0x2d 0x290e 0x2e 0x400 0x2f 0x01 0x32 0x900 0x33 0xffff 0x37 0x5e0 0x42 0x680 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
|
|
};
|
|
};
|
|
|
|
sec_abc_detect_conn {
|
|
compatible = "samsung,sec_abc_detect_conn";
|
|
status = "okay";
|
|
sec,det_conn_gpios = <0xffffffff 0xa5 0x00>;
|
|
sec,det_conn_name = "SUB_CONNECT";
|
|
pinctrl-names = "det_ap_connect";
|
|
pinctrl-0 = <0x06>;
|
|
};
|
|
|
|
hall_ic {
|
|
status = "okay";
|
|
compatible = "hall_ic";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x07>;
|
|
hall_ic,debounce-interval = <0x32>;
|
|
phandle = <0x12d>;
|
|
|
|
hall {
|
|
event = <0x15>;
|
|
gpios = <0xffffffff 0x62 0x01>;
|
|
phandle = <0x12e>;
|
|
};
|
|
};
|
|
|
|
fixed_regulator@0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed_regulator${#}";
|
|
gpio = <0xffffffff 0x3e 0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x08>;
|
|
enable-active-high;
|
|
regulator-boot-on;
|
|
phandle = <0x63>;
|
|
};
|
|
|
|
sec_thermistor@0 {
|
|
compatible = "samsung,sec-thermistor";
|
|
status = "okay";
|
|
thermistor_name = "sec-ap-thermistor";
|
|
id = <0x00>;
|
|
io-channels = <0x01 0x144>;
|
|
io-channel-names = "ap_therm";
|
|
io-channel-ranges;
|
|
use_iio_processed;
|
|
adc_array = <0x1054a 0x13ac3 0x1748b 0x1b836 0x2088d 0x26796 0x2d5d5 0x35590 0x3e8ce 0x4925a 0x54ee8 0x61eb9 0x700c9 0x7f18c 0x8e967 0x9dffe 0xad247 0xbb5dc 0xc8427 0xd40b5 0xde0a0 0xe662f 0xed3ec>;
|
|
temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
phandle = <0x12f>;
|
|
};
|
|
|
|
sec_thermistor@3 {
|
|
compatible = "samsung,sec-thermistor";
|
|
status = "okay";
|
|
thermistor_name = "sec-pa-thermistor";
|
|
id = <0x03>;
|
|
io-channels = <0x01 0x14a>;
|
|
io-channel-names = "pa_therm";
|
|
io-channel-ranges;
|
|
use_iio_processed;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x09>;
|
|
adc_array = <0x10e28 0x14424 0x17dab 0x1c218 0x21332 0x271fa 0x2e039 0x3623c 0x3f844 0x4a292 0x55378 0x631fc 0x71798 0x80591 0x8fe2f 0x9f589 0xae5ca 0xbc960 0xc9971 0xd502b 0xdef12 0xe71d7 0xedf12>;
|
|
temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
phandle = <0x130>;
|
|
};
|
|
|
|
sec_thermistor@1 {
|
|
compatible = "samsung,sec-thermistor";
|
|
status = "okay";
|
|
thermistor_name = "sec-cf-thermistor";
|
|
id = <0x01>;
|
|
io-channels = <0x01 0x145>;
|
|
io-channel-names = "cf_therm";
|
|
io-channel-ranges;
|
|
use_iio_processed;
|
|
adc_array = <0x11133 0x144e6 0x17e6e 0x1c31c 0x21435 0x2733f 0x2e1be 0x36443 0x3facd 0x4a61f 0x55fa2 0x6364b 0x71d2b 0x80c28 0x90548 0x9fc61 0xaeda6 0xbd0b9 0xca049 0xd56c2 0xdf423 0xe76e9 0xee361>;
|
|
temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
phandle = <0x131>;
|
|
};
|
|
|
|
sec_thermistor@2 {
|
|
compatible = "samsung,sec-thermistor";
|
|
status = "okay";
|
|
thermistor_name = "sec-wf-thermistor";
|
|
id = <0x02>;
|
|
io-channels = <0x01 0x146>;
|
|
io-channel-names = "wf_therm";
|
|
io-channel-ranges;
|
|
use_iio_processed;
|
|
adc_array = <0x11500 0x14873 0x1823b 0x1c626 0x2163c 0x27546 0x2e3c5 0x36587 0x3f8c6 0x4a292 0x55fe3 0x63076 0x71245 0x80308 0x8fba7 0x9f0f9 0xae27f 0xbc655 0xc935c 0xd4da2 0xdeb45 0xe6f90 0xedc08>;
|
|
temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
|
|
phandle = <0x132>;
|
|
};
|
|
|
|
sec-direct-charger {
|
|
status = "okay";
|
|
compatible = "samsung,sec-direct-charger";
|
|
charger,battery_name = "battery";
|
|
charger,main_charger = "max77775-charger";
|
|
charger,direct_charger = "pca9481-charger";
|
|
charger,dchg_min_current = <0x7d0>;
|
|
charger,ta_alert_wa;
|
|
charger,end_soc = <0x64>;
|
|
charger,fpdo_dc_max_vbat = <0xfd2>;
|
|
};
|
|
|
|
pass-through {
|
|
start_delay = <0x1388>;
|
|
init_delay = <0x1388>;
|
|
min_cap = <0xc8>;
|
|
fixed_sc_cap = <0x384>;
|
|
max_icl = <0xbb8>;
|
|
vfloat = <0x1162>;
|
|
};
|
|
|
|
cable-info {
|
|
default_input_current = <0x708>;
|
|
default_charging_current = <0x834>;
|
|
full_check_current_1st = <0x1e5>;
|
|
full_check_current_2nd = <0xf2>;
|
|
phandle = <0x133>;
|
|
|
|
current_group_1 {
|
|
cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
|
|
input_current = <0x1f4>;
|
|
charging_current = <0x1f4>;
|
|
};
|
|
|
|
current_group_2 {
|
|
cable_number = <0x19 0x1f>;
|
|
input_current = <0x3e8>;
|
|
charging_current = <0x3e8>;
|
|
};
|
|
|
|
current_group_3 {
|
|
cable_number = <0x05 0x20>;
|
|
input_current = <0x5dc>;
|
|
charging_current = <0x5dc>;
|
|
};
|
|
|
|
current_group_4 {
|
|
cable_number = <0x06 0x07 0x08>;
|
|
input_current = <0x672>;
|
|
charging_current = <0xc4e>;
|
|
};
|
|
|
|
current_group_5 {
|
|
cable_number = <0x09>;
|
|
input_current = <0x672>;
|
|
charging_current = <0xc4e>;
|
|
};
|
|
|
|
current_group_6 {
|
|
cable_number = <0x0a 0x0c 0x0f 0x1b 0x23>;
|
|
input_current = <0x320>;
|
|
charging_current = <0xa8c>;
|
|
};
|
|
|
|
current_group_7 {
|
|
cable_number = <0x0d>;
|
|
input_current = <0x2bc>;
|
|
charging_current = <0xa8c>;
|
|
};
|
|
|
|
current_group_8 {
|
|
cable_number = <0x18>;
|
|
input_current = <0x3e8>;
|
|
charging_current = <0x1c2>;
|
|
};
|
|
|
|
current_group_9 {
|
|
cable_number = <0x1a>;
|
|
input_current = <0x7d0>;
|
|
charging_current = <0x708>;
|
|
};
|
|
|
|
current_group_10 {
|
|
cable_number = <0x0b 0x0e 0x10 0x1c>;
|
|
input_current = <0x2ee>;
|
|
charging_current = <0xa8c>;
|
|
};
|
|
|
|
current_group_11 {
|
|
cable_number = <0x1d 0x25>;
|
|
input_current = <0x1f4>;
|
|
charging_current = <0x578>;
|
|
};
|
|
|
|
current_group_12 {
|
|
cable_number = <0x01 0x04>;
|
|
input_current = <0x1db>;
|
|
charging_current = <0x226>;
|
|
};
|
|
|
|
current_group_13 {
|
|
cable_number = <0x22 0x2a>;
|
|
input_current = <0x1f4>;
|
|
charging_current = <0xa8c>;
|
|
};
|
|
|
|
current_group_14 {
|
|
cable_number = <0x21>;
|
|
input_current = <0x2bc>;
|
|
charging_current = <0xa8c>;
|
|
};
|
|
};
|
|
|
|
wireless-power-info {
|
|
count = <0x09>;
|
|
phandle = <0x134>;
|
|
|
|
current_group_0 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2328>;
|
|
input_current_limit = <0x33e>;
|
|
fast_charging_current = <0xa8c>;
|
|
ttf_charge_current = <0x50a>;
|
|
rx_power = <0x1d4c>;
|
|
};
|
|
|
|
current_group_1 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2710>;
|
|
input_current_limit = <0x2ee>;
|
|
fast_charging_current = <0xa8c>;
|
|
ttf_charge_current = <0x50a>;
|
|
rx_power = <0x1d4c>;
|
|
};
|
|
|
|
current_group_2 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2af8>;
|
|
input_current_limit = <0x2a8>;
|
|
fast_charging_current = <0xc4e>;
|
|
ttf_charge_current = <0x550>;
|
|
rx_power = <0x1d4c>;
|
|
};
|
|
|
|
current_group_3 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2ee0>;
|
|
input_current_limit = <0x271>;
|
|
fast_charging_current = <0xa8c>;
|
|
ttf_charge_current = <0x708>;
|
|
rx_power = <0x1d4c>;
|
|
};
|
|
|
|
current_group_4 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2328>;
|
|
input_current_limit = <0x532>;
|
|
fast_charging_current = <0xa8c>;
|
|
ttf_charge_current = <0x708>;
|
|
rx_power = <0x2ee0>;
|
|
};
|
|
|
|
current_group_5 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2af8>;
|
|
input_current_limit = <0x442>;
|
|
fast_charging_current = <0xa8c>;
|
|
ttf_charge_current = <0x843>;
|
|
rx_power = <0x2ee0>;
|
|
};
|
|
|
|
current_group_6 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2ee0>;
|
|
input_current_limit = <0x3e8>;
|
|
fast_charging_current = <0xc4e>;
|
|
ttf_charge_current = <0x834>;
|
|
rx_power = <0x2ee0>;
|
|
};
|
|
|
|
current_group_7 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2af8>;
|
|
input_current_limit = <0x550>;
|
|
fast_charging_current = <0xc4e>;
|
|
ttf_charge_current = <0x8fc>;
|
|
rx_power = <0x3a98>;
|
|
};
|
|
|
|
current_group_8 {
|
|
wireless_power_class = <0x02>;
|
|
vout = <0x2ee0>;
|
|
input_current_limit = <0x4e2>;
|
|
fast_charging_current = <0xc4e>;
|
|
ttf_charge_current = <0x8fc>;
|
|
rx_power = <0x3a98>;
|
|
};
|
|
};
|
|
|
|
sec-cisd {
|
|
ovp_power = <0xffffffff 0x36 0x00>;
|
|
};
|
|
|
|
sb-tx {
|
|
phandle = <0x135>;
|
|
|
|
aov {
|
|
};
|
|
};
|
|
|
|
cpufreq_limit {
|
|
status = "okay";
|
|
compatible = "cpufreq_limit";
|
|
limit,s_first = <0x00>;
|
|
limit,g_first = <0x02>;
|
|
limit,t_first = <0x05>;
|
|
limit,p_first = <0x07>;
|
|
limit,support_titanium;
|
|
limit,gold_fmin = "", "\t`";
|
|
limit,titanium_fmin = <0x79e00>;
|
|
limit,prime_fmin = "", "\nA";
|
|
limit,vol_based_clk;
|
|
limit,vbf_offset = <0x01>;
|
|
limit,silver_boost_table = <0xea600 0x114900>;
|
|
limit,silver_limit_table = <0x326400 0xffffffff 0xea600 0x19c800>;
|
|
limit,little_max_freq = <0xdc500>;
|
|
limit,ab_table = <0x01 0xdc500 0xdc500 0x01 0xdc500 0xdc500 0x216600 0x208500 0x122a00 0x216600 0x208500 0x122a00 0x216600 0x208500 0x122a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
|
|
phandle = <0x136>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@0 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pm8010@c {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x0c 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x137>;
|
|
|
|
pm8010m-temp-alarm@2400 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0x2400>;
|
|
interrupts = <0x0c 0x24 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x0a>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8010@d {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x0d 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x138>;
|
|
|
|
pm8010n-temp-alarm@2400 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0x2400>;
|
|
interrupts = <0x0d 0x24 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x0b>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@1 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pm8010m_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x0a>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8010n_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x0b>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@2 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pm8550@1 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x01 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
pm8550-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x01 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x103>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x0f>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x35>;
|
|
|
|
key_vol_up {
|
|
|
|
key_vol_up_default {
|
|
pins = "gpio6";
|
|
function = "normal";
|
|
input-enable;
|
|
bias-pull-up;
|
|
power-source = <0x01>;
|
|
phandle = <0x36>;
|
|
};
|
|
};
|
|
|
|
sd_card_det {
|
|
|
|
sd_card_det_default {
|
|
pins = "gpio12";
|
|
function = "normal";
|
|
input-enable;
|
|
output-disable;
|
|
bias-pull-up;
|
|
power-source = <0x01>;
|
|
phandle = <0x34>;
|
|
};
|
|
};
|
|
|
|
display_panel_avdd_default {
|
|
pins = "gpio11";
|
|
function = "normal";
|
|
input-disable;
|
|
output-enable;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
qcom,drive-strength = <0x03>;
|
|
phandle = <0x139>;
|
|
};
|
|
|
|
gpio3_adc {
|
|
|
|
pm8550_gpio3_adc_default {
|
|
pins = "gpio3";
|
|
function = "normal";
|
|
bias-high-impedance;
|
|
phandle = <0x09>;
|
|
};
|
|
};
|
|
|
|
nu_det_default {
|
|
pins = "gpio9";
|
|
function = "normal";
|
|
input-enable;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
phandle = <0x6b>;
|
|
};
|
|
};
|
|
|
|
pwms@e800 {
|
|
compatible = "qcom,pwm-lpg";
|
|
reg = <0xe800>;
|
|
reg-names = "lpg-base";
|
|
#pwm-cells = <0x02>;
|
|
qcom,num-lpg-channels = <0x03>;
|
|
nvmem = <0x0c 0x0d>;
|
|
nvmem-names = "lpg_chan_sdam", "lut_sdam";
|
|
qcom,lut-sdam-base = <0x45>;
|
|
qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
|
|
qcom,tick-duration-us = <0x1e78>;
|
|
phandle = <0x0e>;
|
|
|
|
lpg@1 {
|
|
qcom,lpg-chan-id = <0x01>;
|
|
qcom,ramp-step-ms = <0x64>;
|
|
qcom,ramp-low-index = <0x00>;
|
|
qcom,ramp-high-index = <0x13>;
|
|
qcom,ramp-pattern-repeat;
|
|
qcom,lpg-sdam-base = <0x48>;
|
|
};
|
|
|
|
lpg@2 {
|
|
qcom,lpg-chan-id = <0x02>;
|
|
qcom,ramp-step-ms = <0x64>;
|
|
qcom,ramp-low-index = <0x00>;
|
|
qcom,ramp-high-index = <0x13>;
|
|
qcom,ramp-pattern-repeat;
|
|
qcom,lpg-sdam-base = <0x56>;
|
|
};
|
|
|
|
lpg@3 {
|
|
qcom,lpg-chan-id = <0x03>;
|
|
qcom,ramp-step-ms = <0x64>;
|
|
qcom,ramp-low-index = <0x00>;
|
|
qcom,ramp-high-index = <0x13>;
|
|
qcom,ramp-pattern-repeat;
|
|
qcom,lpg-sdam-base = <0x64>;
|
|
};
|
|
};
|
|
|
|
pwms@eb00 {
|
|
compatible = "qcom,pwm-lpg";
|
|
reg = <0xeb00>;
|
|
reg-names = "lpg-base";
|
|
pwm-cells = <0x02>;
|
|
qcom,num-lpg-channels = <0x01>;
|
|
phandle = <0x13a>;
|
|
};
|
|
|
|
qcom,leds@ef00 {
|
|
compatible = "qcom,tri-led";
|
|
reg = <0xef00>;
|
|
phandle = <0x13b>;
|
|
|
|
red {
|
|
label = "red";
|
|
pwms = <0x0e 0x00 0xf4240>;
|
|
led-sources = <0x00>;
|
|
linux,default-trigger = "timer";
|
|
};
|
|
|
|
green {
|
|
label = "green";
|
|
pwms = <0x0e 0x01 0xf4240>;
|
|
led-sources = <0x01>;
|
|
linux,default-trigger = "timer";
|
|
};
|
|
|
|
blue {
|
|
label = "blue";
|
|
pwms = <0x0e 0x02 0xf4240>;
|
|
led-sources = <0x02>;
|
|
linux,default-trigger = "timer";
|
|
};
|
|
};
|
|
|
|
bcl@4700 {
|
|
compatible = "qcom,bcl-v5";
|
|
reg = <0x4700 0x100>;
|
|
interrupts = <0x01 0x47 0x00 0x00 0x01 0x47 0x01 0x00 0x01 0x47 0x02 0x00>;
|
|
interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
|
|
qcom,pmic7-threshold;
|
|
#thermal-sensor-cells = <0x01>;
|
|
phandle = <0x10>;
|
|
};
|
|
|
|
qcom,flash_led@ee00 {
|
|
compatible = "qcom,pm8350c-flash-led";
|
|
reg = <0xee00>;
|
|
interrupts = <0x01 0xee 0x00 0x01 0x01 0xee 0x03 0x01 0x01 0xee 0x04 0x01>;
|
|
interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
|
|
qcom,thermal-derate-current = <0xc8 0x1f4>;
|
|
status = "ok";
|
|
phandle = <0x13c>;
|
|
|
|
qcom,flash_0 {
|
|
label = "flash";
|
|
qcom,led-name = "led:flash_0";
|
|
qcom,max-current-ma = <0x5dc>;
|
|
qcom,default-led-trigger = "flash0_trigger";
|
|
qcom,id = <0x00>;
|
|
qcom,duration-ms = <0x500>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x13d>;
|
|
};
|
|
|
|
qcom,flash_1 {
|
|
label = "flash";
|
|
qcom,led-name = "led:flash_1";
|
|
qcom,max-current-ma = <0x5dc>;
|
|
qcom,default-led-trigger = "flash1_trigger";
|
|
qcom,id = <0x01>;
|
|
qcom,duration-ms = <0x500>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x13e>;
|
|
};
|
|
|
|
qcom,flash_2 {
|
|
label = "flash";
|
|
qcom,led-name = "led:flash_2";
|
|
qcom,max-current-ma = <0x5dc>;
|
|
qcom,default-led-trigger = "flash2_trigger";
|
|
qcom,id = <0x02>;
|
|
qcom,duration-ms = <0x500>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x13f>;
|
|
};
|
|
|
|
qcom,flash_3 {
|
|
label = "flash";
|
|
qcom,led-name = "led:flash_3";
|
|
qcom,max-current-ma = <0x5dc>;
|
|
qcom,default-led-trigger = "flash3_trigger";
|
|
qcom,id = <0x03>;
|
|
qcom,duration-ms = <0x500>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x140>;
|
|
};
|
|
|
|
qcom,torch_0 {
|
|
label = "torch";
|
|
qcom,led-name = "led:torch_0";
|
|
qcom,max-current-ma = <0x1f4>;
|
|
qcom,default-led-trigger = "torch0_trigger";
|
|
qcom,id = <0x00>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x141>;
|
|
};
|
|
|
|
qcom,torch_1 {
|
|
label = "torch";
|
|
qcom,led-name = "led:torch_1";
|
|
qcom,max-current-ma = <0x1f4>;
|
|
qcom,default-led-trigger = "torch1_trigger";
|
|
qcom,id = <0x01>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x142>;
|
|
};
|
|
|
|
qcom,torch_2 {
|
|
label = "torch";
|
|
qcom,led-name = "led:torch_2";
|
|
qcom,max-current-ma = <0x1f4>;
|
|
qcom,default-led-trigger = "torch2_trigger";
|
|
qcom,id = <0x02>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x143>;
|
|
};
|
|
|
|
qcom,torch_3 {
|
|
label = "torch";
|
|
qcom,led-name = "led:torch_3";
|
|
qcom,max-current-ma = <0x1f4>;
|
|
qcom,default-led-trigger = "torch3_trigger";
|
|
qcom,id = <0x03>;
|
|
qcom,ires-ua = <0x30d4>;
|
|
phandle = <0x144>;
|
|
};
|
|
|
|
qcom,led_switch_0 {
|
|
label = "switch";
|
|
qcom,led-name = "led:switch_0";
|
|
qcom,default-led-trigger = "switch0_trigger";
|
|
qcom,led-mask = <0x09>;
|
|
qcom,symmetry-en;
|
|
phandle = <0x145>;
|
|
};
|
|
|
|
qcom,led_switch_1 {
|
|
label = "switch";
|
|
qcom,led-name = "led:switch_1";
|
|
qcom,default-led-trigger = "switch1_trigger";
|
|
qcom,led-mask = <0x06>;
|
|
qcom,symmetry-en;
|
|
phandle = <0x146>;
|
|
};
|
|
|
|
qcom,led_switch_2 {
|
|
label = "switch";
|
|
qcom,led-name = "led:switch_2";
|
|
qcom,default-led-trigger = "switch2_trigger";
|
|
qcom,led-mask = <0x0f>;
|
|
qcom,symmetry-en;
|
|
phandle = <0x147>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@3 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pm8550_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x0f>;
|
|
phandle = <0x148>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x149>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x14a>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x14b>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl0 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x10 0x05>;
|
|
|
|
trips {
|
|
|
|
bcl-lvl0 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x27>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl1 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x10 0x06>;
|
|
|
|
trips {
|
|
|
|
bcl-lvl1 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x28>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl2 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x10 0x07>;
|
|
|
|
trips {
|
|
|
|
bcl-lvl2 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x29>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@4 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pm8550b@7 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x07 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
pm8550b-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x07 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x12>;
|
|
};
|
|
|
|
pm8550b-temp-alarm-lite@c00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xc00>;
|
|
interrupts = <0x07 0x0c 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x13>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550b-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x14c>;
|
|
};
|
|
|
|
qcom,hv-haptics@f000 {
|
|
compatible = "qcom,hv-haptics";
|
|
reg = <0xf000 0xf100 0xf200>;
|
|
interrupts = <0x07 0xf0 0x01 0x01>;
|
|
interrupt-names = "fifo-empty";
|
|
qcom,vmax-mv = <0xe10>;
|
|
qcom,brake-mode = <0x01>;
|
|
qcom,brake-pattern = [ff 3f 1f];
|
|
qcom,lra-period-us = <0x1a0b>;
|
|
qcom,drv-sig-shape = <0x01>;
|
|
qcom,brake-sig-shape = <0x01>;
|
|
nvmem-names = "hap_cfg_sdam";
|
|
nvmem = <0x11>;
|
|
phandle = <0x14d>;
|
|
|
|
qcom,hap-swr-slave-reg {
|
|
regulator-name = "hap-swr-slave-reg";
|
|
phandle = <0x14e>;
|
|
};
|
|
|
|
effect_0 {
|
|
qcom,effect-id = <0x00>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-pattern-preload;
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
effect_1 {
|
|
qcom,effect-id = <0x01>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
effect_2 {
|
|
qcom,effect-id = <0x02>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
effect_3 {
|
|
qcom,effect-id = <0x03>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
effect_4 {
|
|
qcom,effect-id = <0x04>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
effect_5 {
|
|
qcom,effect-id = <0x05>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_0 {
|
|
qcom,primitive-id = <0x00>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0x00 0x00 0x00 0x00 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_1 {
|
|
qcom,primitive-id = <0x01>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_2 {
|
|
qcom,primitive-id = <0x02>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_3 {
|
|
qcom,primitive-id = <0x03>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_4 {
|
|
qcom,primitive-id = <0x04>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_5 {
|
|
qcom,primitive-id = <0x05>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_6 {
|
|
qcom,primitive-id = <0x06>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_7 {
|
|
qcom,primitive-id = <0x07>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
|
|
primitive_8 {
|
|
qcom,primitive-id = <0x08>;
|
|
qcom,wf-vmax-mv = <0xe10>;
|
|
qcom,wf-pattern-data = <0xff 0x00 0x00 0x7f 0x00 0x00>;
|
|
qcom,wf-pattern-period-us = <0x1a0b>;
|
|
qcom,wf-brake-pattern = [00 00 00];
|
|
qcom,wf-auto-res-disable;
|
|
};
|
|
};
|
|
|
|
bcl@4700 {
|
|
compatible = "qcom,bcl-v5";
|
|
reg = <0x4700 0x100>;
|
|
interrupts = <0x07 0x47 0x00 0x00 0x07 0x47 0x01 0x00 0x07 0x47 0x02 0x00>;
|
|
interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
|
|
qcom,pmic7-threshold;
|
|
#thermal-sensor-cells = <0x01>;
|
|
phandle = <0x14>;
|
|
};
|
|
|
|
bcl-soc {
|
|
compatible = "qcom,msm-bcl-soc";
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x15>;
|
|
};
|
|
|
|
qcom,eusb2-repeater@fd00 {
|
|
compatible = "qcom,pmic-eusb2-repeater";
|
|
reg = <0xfd00>;
|
|
vdd18-supply = <0xffffffff>;
|
|
vdd3-supply = <0xffffffff>;
|
|
phandle = <0x14f>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@5 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pm8550b_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x12>;
|
|
phandle = <0x150>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x151>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x152>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x153>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b_lite_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x13>;
|
|
phandle = <0x154>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x20f58>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b-ibat-lvl0 {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x14 0x00>;
|
|
|
|
trips {
|
|
|
|
ibat-lvl0 {
|
|
temperature = <0x2710>;
|
|
hysteresis = <0xc8>;
|
|
type = "passive";
|
|
phandle = <0x155>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b-ibat-lvl1 {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x14 0x01>;
|
|
|
|
trips {
|
|
|
|
ibat-lvl1 {
|
|
temperature = <0x2cec>;
|
|
hysteresis = <0xc8>;
|
|
type = "passive";
|
|
phandle = <0x156>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b-bcl-lvl0 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x14 0x05>;
|
|
|
|
trips {
|
|
|
|
thermal-engine-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
thermal-hal-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
b-bcl-lvl0 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x157>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b-bcl-lvl1 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x14 0x06>;
|
|
|
|
trips {
|
|
|
|
thermal-engine-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
thermal-hal-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
b-bcl-lvl1 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x158>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550b-bcl-lvl2 {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x14 0x07>;
|
|
|
|
trips {
|
|
|
|
thermal-engine-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
thermal-hal-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
b-bcl-lvl2 {
|
|
temperature = <0x01>;
|
|
hysteresis = <0x01>;
|
|
type = "passive";
|
|
phandle = <0x159>;
|
|
};
|
|
};
|
|
};
|
|
|
|
socd {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x15>;
|
|
|
|
trips {
|
|
|
|
thermal-engine-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
thermal-hal-trip {
|
|
temperature = <0x64>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
};
|
|
|
|
socd-trip {
|
|
temperature = <0x5a>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x26>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@6 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pm8550ve@8 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x08 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x15a>;
|
|
|
|
pm8550ve-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x08 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x803>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x16>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550ve-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x70>;
|
|
|
|
nu_pdrc_default {
|
|
pins = "gpio6";
|
|
function = "normal";
|
|
input-enable;
|
|
bias-disable;
|
|
output-high;
|
|
power-source = <0x01>;
|
|
phandle = <0x6d>;
|
|
};
|
|
|
|
tele5x_af_ois_3p0_en_active {
|
|
pins = "gpio5";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-low;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
phandle = <0x11b>;
|
|
};
|
|
|
|
tele5x_af_ois_3p0_en_suspend {
|
|
pins = "gpio5";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-low;
|
|
bias-pull-down;
|
|
power-source = <0x01>;
|
|
phandle = <0x11c>;
|
|
};
|
|
|
|
tele5x_ldo_en_active {
|
|
pins = "gpio4";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-low;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
phandle = <0xf4>;
|
|
};
|
|
|
|
tele5x_ldo_en_suspend {
|
|
pins = "gpio4";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-low;
|
|
bias-pull-down;
|
|
power-source = <0x01>;
|
|
phandle = <0xf8>;
|
|
};
|
|
|
|
tele5x_io_ldo_en_active {
|
|
pins = "gpio7";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-high;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
phandle = <0xf5>;
|
|
};
|
|
|
|
tele5x_io_ldo_en_suspend {
|
|
pins = "gpio7";
|
|
function = "normal";
|
|
qcom,drive-strength = <0x00>;
|
|
output-low;
|
|
bias-pull-down;
|
|
power-source = <0x01>;
|
|
phandle = <0x15b>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@7 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pm8550ve_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x16>;
|
|
phandle = <0x15c>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x2d>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x15d>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x15e>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@8 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pm8550vs@2 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x02 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x15f>;
|
|
|
|
pm8550vs-c-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x02 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x203>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x17>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550vs-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x10c>;
|
|
|
|
eusb2_reset_ctrl {
|
|
|
|
eusb2_reset_ctrl_default {
|
|
pins = "gpio4";
|
|
function = "normal";
|
|
input-enable;
|
|
output-enable;
|
|
bias-disable;
|
|
power-source = <0x01>;
|
|
qcom,drive-strength = <0x02>;
|
|
phandle = <0x10d>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@3 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x03 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x160>;
|
|
|
|
pm8550vs-d-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x03 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x303>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x18>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550vs-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x161>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@4 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x04 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x162>;
|
|
|
|
pm8550vs-e-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x04 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x403>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x19>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550vs-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x163>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@6 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x06 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x164>;
|
|
|
|
pm8550vs-g-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x06 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
io-channels = <0x01 0x603>;
|
|
io-channel-names = "thermal";
|
|
phandle = <0x1a>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pm8550vs-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x165>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@9 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pm8550vs_c_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x17>;
|
|
phandle = <0x166>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x167>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x168>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x169>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_d_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x18>;
|
|
phandle = <0x16a>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x2b>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x16b>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x16c>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_e_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x19>;
|
|
phandle = <0x16d>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x2a>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x16e>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x16f>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_g_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x1a>;
|
|
phandle = <0x170>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x2c>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x171>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x172>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@10 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pmk8550@0 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x00 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
sdam@7000 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7000>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
phandle = <0x173>;
|
|
|
|
smb1510_present@5d {
|
|
reg = <0x5d 0x01>;
|
|
bits = <0x05 0x05>;
|
|
phandle = <0x174>;
|
|
};
|
|
|
|
ocp-log@76 {
|
|
reg = <0x76 0x06>;
|
|
phandle = <0x23>;
|
|
};
|
|
};
|
|
|
|
sdam@7100 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7100>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
phandle = <0x175>;
|
|
|
|
restart@48 {
|
|
reg = <0x48 0x01>;
|
|
bits = <0x01 0x07>;
|
|
phandle = <0x20>;
|
|
};
|
|
|
|
wr_thermal-flag@58 {
|
|
reg = <0x58 0x01>;
|
|
phandle = <0x1d>;
|
|
};
|
|
|
|
alarm-log@76 {
|
|
reg = <0x76 0x06>;
|
|
phandle = <0x24>;
|
|
};
|
|
|
|
pon_reason@69 {
|
|
reg = <0x69 0x01>;
|
|
phandle = <0xa4>;
|
|
};
|
|
};
|
|
|
|
sdam@7400 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7400>;
|
|
phandle = <0x21>;
|
|
};
|
|
|
|
sdam@7500 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7500>;
|
|
phandle = <0x22>;
|
|
};
|
|
|
|
sdam@7c00 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7c00>;
|
|
phandle = <0x176>;
|
|
};
|
|
|
|
sdam@7d00 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x7d00>;
|
|
phandle = <0x177>;
|
|
};
|
|
|
|
sdam@8400 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x8400>;
|
|
phandle = <0x0c>;
|
|
};
|
|
|
|
sdam@8500 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x8500>;
|
|
phandle = <0x0d>;
|
|
};
|
|
|
|
sdam@9800 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x9800>;
|
|
phandle = <0x178>;
|
|
};
|
|
|
|
sdam@9a00 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x9a00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
phandle = <0x179>;
|
|
|
|
sqm-timer@b8 {
|
|
reg = <0xb8 0x02>;
|
|
phandle = <0x17a>;
|
|
};
|
|
};
|
|
|
|
sdam@9d00 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0x9d00>;
|
|
phandle = <0x11>;
|
|
};
|
|
|
|
sdam@b600 {
|
|
compatible = "qcom,spmi-sdam";
|
|
reg = <0xb600>;
|
|
phandle = <0x17b>;
|
|
|
|
usb-mode@50 {
|
|
reg = <0x50 0x01>;
|
|
phandle = <0x38>;
|
|
};
|
|
};
|
|
|
|
pon_hlos@1300 {
|
|
compatible = "qcom,pm8998-pon";
|
|
reg = <0x1300 0x800>;
|
|
reg-names = "pon_hlos", "pon_pbs";
|
|
|
|
pwrkey {
|
|
compatible = "qcom,pmk8350-pwrkey";
|
|
interrupts = <0x00 0x13 0x07 0x03>;
|
|
linux,code = <0x74>;
|
|
};
|
|
|
|
resin {
|
|
compatible = "qcom,pmk8350-resin";
|
|
interrupts = <0x00 0x13 0x06 0x03>;
|
|
linux,code = <0x72>;
|
|
};
|
|
};
|
|
|
|
pinctrl@b800 {
|
|
compatible = "qcom,pmk8550-gpio";
|
|
reg = <0xb800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
pinctrl-0 = <0x1b>;
|
|
pinctrl-names = "default";
|
|
phandle = <0x17c>;
|
|
|
|
alt_sleep_clk {
|
|
|
|
alt_sleep_clk_default {
|
|
pins = "gpio3";
|
|
function = "func1";
|
|
input-disable;
|
|
output-enable;
|
|
bias-disable;
|
|
power-source = <0x00>;
|
|
phandle = <0x1b>;
|
|
};
|
|
};
|
|
|
|
wpc_thm {
|
|
|
|
wpc_thm_default {
|
|
pins = "gpio1";
|
|
function = "normal";
|
|
bias-high-impedance;
|
|
phandle = <0x02>;
|
|
};
|
|
};
|
|
|
|
chg_thm {
|
|
|
|
chg_thm_default {
|
|
pins = "gpio2";
|
|
function = "normal";
|
|
bias-high-impedance;
|
|
phandle = <0x03>;
|
|
};
|
|
};
|
|
|
|
gpio5_adc {
|
|
|
|
pmk8550_gpio5_adc_default {
|
|
pins = "gpio5";
|
|
function = "normal";
|
|
bias-high-impedance;
|
|
phandle = <0x5d>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,pwms@e800 {
|
|
status = "disabled";
|
|
compatible = "qcom,pwm-lpg";
|
|
reg = <0xe800>;
|
|
reg-names = "lpg-base";
|
|
qcom,num-lpg-channels = <0x01>;
|
|
#pwm-cells = <0x02>;
|
|
phandle = <0x17d>;
|
|
};
|
|
|
|
qcom,pwms@e900 {
|
|
status = "disabled";
|
|
compatible = "qcom,pwm-lpg";
|
|
reg = <0xe900>;
|
|
reg-names = "lpg-base";
|
|
qcom,num-lpg-channels = <0x01>;
|
|
#pwm-cells = <0x02>;
|
|
phandle = <0x17e>;
|
|
};
|
|
|
|
rtc@6100 {
|
|
compatible = "qcom,pmk8350-rtc";
|
|
reg = <0x6100 0x6200>;
|
|
reg-names = "rtc", "alarm";
|
|
interrupts = <0x00 0x62 0x01 0x01>;
|
|
phandle = <0x17f>;
|
|
};
|
|
|
|
vadc@9000 {
|
|
compatible = "qcom,spmi-adc5-gen3";
|
|
reg = <0x9000 0x9100>;
|
|
qcom,debug-base = <0x7600>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
interrupt-names = "adc-sdam0", "adc-sdam1";
|
|
interrupts = <0x00 0x90 0x01 0x01 0x00 0x91 0x01 0x01>;
|
|
#thermal-sensor-cells = <0x01>;
|
|
#io-channel-cells = <0x01>;
|
|
io-channel-ranges;
|
|
phandle = <0x01>;
|
|
|
|
pmk8550_offset_ref {
|
|
reg = <0x00>;
|
|
label = "pmk8550_offset_ref";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pmk8550_vref_1p25 {
|
|
reg = <0x01>;
|
|
label = "pmk8550_vref_1p25";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pmk8550_die_temp {
|
|
reg = <0x03>;
|
|
label = "pmk8550_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pmk8550_xo_therm {
|
|
reg = <0x44>;
|
|
label = "pmk8550_xo_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,adc-tm-type = <0x01>;
|
|
};
|
|
|
|
pm8550_offset_ref {
|
|
reg = <0x100>;
|
|
label = "pm8550_offset_ref";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550_vref_1p25 {
|
|
reg = <0x101>;
|
|
label = "pm8550_vref_1p25";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550_die_temp {
|
|
reg = <0x103>;
|
|
label = "pm8550_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550_vph_pwr {
|
|
reg = <0x18e>;
|
|
label = "pm8550_vph_pwr";
|
|
qcom,pre-scaling = <0x01 0x03>;
|
|
};
|
|
|
|
pm8550vs_c_die_temp {
|
|
reg = <0x203>;
|
|
label = "pm8550vs_c_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550vs_d_die_temp {
|
|
reg = <0x303>;
|
|
label = "pm8550vs_d_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550vs_e_die_temp {
|
|
reg = <0x403>;
|
|
label = "pm8550vs_e_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550vs_g_die_temp {
|
|
reg = <0x603>;
|
|
label = "pm8550vs_g_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
pm8550ve_die_temp {
|
|
reg = <0x803>;
|
|
label = "pm8550ve_die_temp";
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
};
|
|
|
|
ap_therm {
|
|
reg = <0x144>;
|
|
label = "ap_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
pa_therm {
|
|
reg = <0x14a>;
|
|
label = "pa_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
cf_therm {
|
|
reg = <0x145>;
|
|
label = "cf_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
wf_therm {
|
|
reg = <0x146>;
|
|
label = "wf_therm";
|
|
qcom,ratiometric;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
wpc_thm {
|
|
label = "wpc_thm";
|
|
reg = <0x45>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,ratiometric;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
chg_thm {
|
|
label = "chg_thm";
|
|
reg = <0x46>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,ratiometric;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
usb_thm {
|
|
label = "usb_thm";
|
|
reg = <0x148>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,hw-settle-time = <0xc8>;
|
|
qcom,ratiometric;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
|
|
frc_id {
|
|
reg = <0x49>;
|
|
label = "frc_id";
|
|
qcom,hw-settle-time = <0x64>;
|
|
qcom,pre-scaling = <0x01 0x01>;
|
|
qcom,scale-fn-type = <0x05>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@11 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x00>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x04>;
|
|
|
|
qcom,pmr735d@a {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x0a 0x00>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
pmr735d-temp-alarm@a00 {
|
|
compatible = "qcom,spmi-temp-alarm";
|
|
reg = <0xa00>;
|
|
interrupts = <0x0a 0x0a 0x00 0x03>;
|
|
#thermal-sensor-cells = <0x00>;
|
|
phandle = <0x1c>;
|
|
};
|
|
|
|
pinctrl@8800 {
|
|
compatible = "qcom,pmr735d-gpio";
|
|
reg = <0x8800>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x180>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@12 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pmr735d_tz {
|
|
polling-delay-passive = <0x64>;
|
|
polling-delay = <0x00>;
|
|
thermal-governor = "step_wise";
|
|
thermal-sensors = <0x1c>;
|
|
phandle = <0x181>;
|
|
|
|
trips {
|
|
|
|
trip0 {
|
|
temperature = <0x17318>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x182>;
|
|
};
|
|
|
|
trip1 {
|
|
temperature = <0x1c138>;
|
|
hysteresis = <0x00>;
|
|
type = "passive";
|
|
phandle = <0x183>;
|
|
};
|
|
|
|
trip2 {
|
|
temperature = <0x23668>;
|
|
hysteresis = <0x00>;
|
|
type = "critical";
|
|
phandle = <0x184>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@13 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,gpu-dump-skip-cdev {
|
|
compatible = "qcom,gpu-dump-skip-cdev";
|
|
nvmem-cells = <0x1d>;
|
|
nvmem-cell-names = "wr_thermal_flag";
|
|
#cooling-cells = <0x02>;
|
|
phandle = <0x1f>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@14 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
skin-msm-therm {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x144>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
skin-msm-config0 {
|
|
temperature = <0xea60>;
|
|
hysteresis = <0x2710>;
|
|
type = "passive";
|
|
phandle = <0x1e>;
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
|
|
gpu_dump_skip {
|
|
trip = <0x1e>;
|
|
cooling-device = <0x1f 0x01 0x01>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cam-flash-therm {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x145>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
};
|
|
};
|
|
|
|
wlan-therm {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x146>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
};
|
|
};
|
|
|
|
pa-therm-1 {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x147>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
};
|
|
};
|
|
|
|
rear-tof-therm {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x148>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
};
|
|
};
|
|
|
|
xo-therm {
|
|
polling-delay-passive = <0x00>;
|
|
polling-delay = <0x00>;
|
|
thermal-sensors = <0x01 0x44>;
|
|
|
|
trips {
|
|
|
|
active-config0 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
active-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
};
|
|
|
|
xo-config0 {
|
|
temperature = <0x130b0>;
|
|
hysteresis = <0x1f40>;
|
|
type = "passive";
|
|
phandle = <0x2e>;
|
|
};
|
|
|
|
xo-config1 {
|
|
temperature = <0x13880>;
|
|
hysteresis = <0x2710>;
|
|
type = "passive";
|
|
phandle = <0x2f>;
|
|
};
|
|
|
|
display-test-config1 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
phandle = <0x30>;
|
|
};
|
|
|
|
display-test-config2 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
phandle = <0x31>;
|
|
};
|
|
|
|
display-test-config3 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
phandle = <0x32>;
|
|
};
|
|
|
|
display-test-config4 {
|
|
temperature = <0x1e848>;
|
|
hysteresis = <0x3e8>;
|
|
type = "passive";
|
|
phandle = <0x33>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@15 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
reboot_reason {
|
|
compatible = "qcom,reboot-reason";
|
|
nvmem-cells = <0x20>;
|
|
nvmem-cell-names = "restart_reason";
|
|
};
|
|
|
|
pmic-pon-log {
|
|
compatible = "qcom,pmic-pon-log";
|
|
nvmem = <0x21 0x22>;
|
|
nvmem-names = "pon_log0", "pon_log1";
|
|
depends-on-supply = <0xffffffff>;
|
|
qcom,pmic-fault-panic;
|
|
};
|
|
|
|
regulator-ocp-notifier {
|
|
compatible = "qcom,regulator-ocp-notifier";
|
|
interrupt-parent = <0xffffffff>;
|
|
interrupts = <0x00 0x71 0x01 0x01 0x00 0x85 0x01 0x01>;
|
|
nvmem-cells = <0x23 0x24>;
|
|
nvmem-cell-names = "ocp_log", "alarm_log";
|
|
periph-1c1-supply = <0xffffffff>;
|
|
periph-1c2-supply = <0xffffffff>;
|
|
periph-1c4-supply = <0xffffffff>;
|
|
periph-1c5-supply = <0xffffffff>;
|
|
periph-1c6-supply = <0xffffffff>;
|
|
periph-1c7-supply = <0xffffffff>;
|
|
periph-1c8-supply = <0xffffffff>;
|
|
periph-1c9-supply = <0xffffffff>;
|
|
periph-1ca-supply = <0xffffffff>;
|
|
periph-1cb-supply = <0xffffffff>;
|
|
periph-1cc-supply = <0xffffffff>;
|
|
periph-1cd-supply = <0xffffffff>;
|
|
periph-1ce-supply = <0xffffffff>;
|
|
periph-1cf-supply = <0xffffffff>;
|
|
periph-1d0-supply = <0xffffffff>;
|
|
periph-1d1-supply = <0xffffffff>;
|
|
periph-1e4-supply = <0xffffffff>;
|
|
periph-1e6-supply = <0x25>;
|
|
periph-29b-supply = <0xffffffff>;
|
|
periph-29e-supply = <0xffffffff>;
|
|
periph-2a1-supply = <0xffffffff>;
|
|
periph-2a4-supply = <0xffffffff>;
|
|
periph-2a7-supply = <0xffffffff>;
|
|
periph-2aa-supply = <0xffffffff>;
|
|
periph-2c1-supply = <0xffffffff>;
|
|
periph-2c2-supply = <0xffffffff>;
|
|
periph-2c3-supply = <0xffffffff>;
|
|
periph-3a1-supply = <0xffffffff>;
|
|
periph-3a4-supply = <0xffffffff>;
|
|
periph-3a7-supply = <0xffffffff>;
|
|
periph-3c1-supply = <0xffffffff>;
|
|
periph-3c2-supply = <0xffffffff>;
|
|
periph-3c3-supply = <0xffffffff>;
|
|
periph-4c1-supply = <0xffffffff>;
|
|
periph-4c2-supply = <0xffffffff>;
|
|
periph-4c3-supply = <0xffffffff>;
|
|
periph-69b-supply = <0xffffffff>;
|
|
periph-6a1-supply = <0xffffffff>;
|
|
periph-6a4-supply = <0xffffffff>;
|
|
periph-6a7-supply = <0xffffffff>;
|
|
periph-6c1-supply = <0xffffffff>;
|
|
periph-6c2-supply = <0xffffffff>;
|
|
periph-6c3-supply = <0xffffffff>;
|
|
periph-89b-supply = <0xffffffff>;
|
|
periph-8a1-supply = <0xffffffff>;
|
|
periph-8a4-supply = <0xffffffff>;
|
|
periph-8a7-supply = <0xffffffff>;
|
|
periph-8aa-supply = <0xffffffff>;
|
|
periph-8b0-supply = <0xffffffff>;
|
|
periph-8c1-supply = <0xffffffff>;
|
|
periph-8c2-supply = <0xffffffff>;
|
|
periph-8c3-supply = <0xffffffff>;
|
|
periph-ac1-supply = <0xffffffff>;
|
|
periph-ac2-supply = <0xffffffff>;
|
|
periph-ac3-supply = <0xffffffff>;
|
|
periph-ac4-supply = <0xffffffff>;
|
|
periph-ac5-supply = <0xffffffff>;
|
|
periph-ac6-supply = <0xffffffff>;
|
|
periph-ac7-supply = <0xffffffff>;
|
|
periph-c40-supply = <0xffffffff>;
|
|
periph-c41-supply = <0xffffffff>;
|
|
periph-c42-supply = <0xffffffff>;
|
|
periph-c43-supply = <0xffffffff>;
|
|
periph-c44-supply = <0xffffffff>;
|
|
periph-c45-supply = <0xffffffff>;
|
|
periph-c46-supply = <0xffffffff>;
|
|
periph-d40-supply = <0xffffffff>;
|
|
periph-d41-supply = <0xffffffff>;
|
|
periph-d42-supply = <0xffffffff>;
|
|
periph-d43-supply = <0xffffffff>;
|
|
periph-d44-supply = <0xffffffff>;
|
|
periph-d45-supply = <0xffffffff>;
|
|
periph-d46-supply = <0xffffffff>;
|
|
status = "disabled";
|
|
phandle = <0x185>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@16 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
socd {
|
|
|
|
cooling-maps {
|
|
|
|
socd_apc1 {
|
|
trip = <0x26>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
socd_apc2 {
|
|
trip = <0x26>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
socd_cdsp1 {
|
|
trip = <0x26>;
|
|
cooling-device = <0xffffffff 0x04 0x04>;
|
|
};
|
|
|
|
socd_gpu0 {
|
|
trip = <0x26>;
|
|
cooling-device = <0xffffffff 0x04 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl0 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_modem0 {
|
|
trip = <0x27>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
vph_cdsp0 {
|
|
trip = <0x27>;
|
|
cooling-device = <0xffffffff 0x02 0x02>;
|
|
};
|
|
|
|
vph_gpu0 {
|
|
trip = <0x27>;
|
|
cooling-device = <0xffffffff 0x02 0x02>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl1 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_modem1 {
|
|
trip = <0x28>;
|
|
cooling-device = <0xffffffff 0x02 0x02>;
|
|
};
|
|
|
|
vph_cdsp1 {
|
|
trip = <0x28>;
|
|
cooling-device = <0xffffffff 0x04 0x04>;
|
|
};
|
|
|
|
vph_gpu1 {
|
|
trip = <0x28>;
|
|
cooling-device = <0xffffffff 0x04 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl2 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_cdsp2 {
|
|
trip = <0x29>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
|
|
vph_gpu2 {
|
|
trip = <0x29>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_e_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_e_apc1 {
|
|
trip = <0x2a>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
pm8550vs_e_apc2 {
|
|
trip = <0x2a>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_d_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_d_gpu {
|
|
trip = <0x2b>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_g_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_g_nsp {
|
|
trip = <0x2c>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550ve_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550ve_nsp {
|
|
trip = <0x2d>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
xo-therm {
|
|
|
|
cooling-maps {
|
|
|
|
apc1_cdev {
|
|
trip = <0x2e>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
cdsp_cdev {
|
|
trip = <0x2e>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
|
|
gpu_cdev {
|
|
trip = <0x2e>;
|
|
cooling-device = <0xffffffff 0x05 0xffffffff>;
|
|
};
|
|
|
|
cpu3_hot_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
cpu4_hot_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
cpu5_hot_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
cpu6_hot_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
cpu7_hot_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
lte_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0xff 0xff>;
|
|
};
|
|
|
|
nr_cdev {
|
|
trip = <0x2f>;
|
|
cooling-device = <0xffffffff 0xff 0xff>;
|
|
};
|
|
|
|
display_cdev1 {
|
|
trip = <0x30>;
|
|
cooling-device = <0xffffffff 0x01 0x01>;
|
|
};
|
|
|
|
display_cdev2 {
|
|
trip = <0x31>;
|
|
cooling-device = <0xffffffff 0x02 0x02>;
|
|
};
|
|
|
|
display_cdev3 {
|
|
trip = <0x32>;
|
|
cooling-device = <0xffffffff 0x03 0x03>;
|
|
};
|
|
|
|
display_cdev4 {
|
|
trip = <0x33>;
|
|
cooling-device = <0xffffffff 0x04 0x04>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@17 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
vdd-supply = <0xffffffff>;
|
|
qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
|
|
qcom,vdd-current-level = <0x00 0xc3500>;
|
|
vdd-io-supply = <0xffffffff>;
|
|
qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
|
|
qcom,vdd-io-current-level = <0x00 0x2710>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0xffffffff 0x34>;
|
|
pinctrl-1 = <0xffffffff 0x34>;
|
|
cd-gpios = <0x35 0x0c 0x01>;
|
|
resets = <0xffffffff 0x17>;
|
|
reset-names = "core_reset";
|
|
qcom,iommu-dma = "fastmap";
|
|
qcom,uses_level_shifter;
|
|
};
|
|
};
|
|
|
|
fragment@18 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
label = "gpio-keys";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x36>;
|
|
|
|
vol_up {
|
|
label = "volume_up";
|
|
gpios = <0x35 0x06 0x01>;
|
|
linux,input-type = <0x01>;
|
|
linux,code = <0x73>;
|
|
gpio-key,wakeup;
|
|
debounce-interval = <0x0f>;
|
|
linux,can-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@19 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
compatible = "qcom,ufs-phy-qmp-v4-pineapple";
|
|
vdda-phy-supply = <0xffffffff>;
|
|
vdda-phy-max-microamp = <0x33838>;
|
|
vdda-phy-min-microvolt = <0xdea80>;
|
|
vdda-pll-supply = <0xffffffff>;
|
|
vdda-pll-max-microamp = <0x477c>;
|
|
vdd-phy-gdsc-supply = <0xffffffff>;
|
|
vdda-qref-supply = <0xffffffff>;
|
|
vdda-qref-max-microamp = <0xfbf4>;
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
fragment@20 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
vdd-hba-supply = <0xffffffff>;
|
|
vcc-supply = <0xffffffff>;
|
|
vcc-max-microamp = <0x13d620>;
|
|
vccq-supply = <0xffffffff>;
|
|
vccq-max-microamp = <0x124f80>;
|
|
qcom,vddp-ref-clk-supply = <0xffffffff>;
|
|
qcom,vddp-ref-clk-max-microamp = <0x64>;
|
|
qcom,vccq-parent-supply = <0xffffffff>;
|
|
qcom,vccq-parent-max-microamp = <0x33450>;
|
|
reset-gpios = <0xffffffff 0xd2 0x01>;
|
|
resets = <0xffffffff 0x19>;
|
|
reset-names = "rst";
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
fragment@21 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,wireless-fw-name = "idt9418.bin";
|
|
qcom,thermal-mitigation = <0x2dc6c0 0x16e360 0xf4240 0x7a120>;
|
|
#cooling-cells = <0x02>;
|
|
};
|
|
};
|
|
|
|
fragment@22 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
i2c@107 {
|
|
reg = <0x107>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
qcom,bus-type = "i2c";
|
|
|
|
qcom,smb1502@68 {
|
|
compatible = "qcom,i2c-pmic";
|
|
reg = <0x68>;
|
|
qcom,can-sleep;
|
|
};
|
|
|
|
qcom,smb1502@69 {
|
|
compatible = "qcom,i2c-pmic";
|
|
reg = <0x69>;
|
|
qcom,can-sleep;
|
|
};
|
|
|
|
qcom,idt9418@3b {
|
|
compatible = "qcom,i2c-pmic";
|
|
reg = <0x3b>;
|
|
qcom,can-sleep;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@23 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
|
|
smb1502_1_iin {
|
|
reg = <0x1076801>;
|
|
label = "smb1502_1_iin";
|
|
};
|
|
|
|
smb1502_1_ichg {
|
|
reg = <0x1076802>;
|
|
label = "smb1502_1_ichg";
|
|
};
|
|
|
|
smb1502_1_die_temp {
|
|
reg = <0x1076803>;
|
|
label = "smb1502_1_die_temp";
|
|
};
|
|
|
|
smb1502_2_iin {
|
|
reg = <0x1076901>;
|
|
label = "smb1502_2_iin";
|
|
};
|
|
|
|
smb1502_2_ichg {
|
|
reg = <0x1076902>;
|
|
label = "smb1502_2_ichg";
|
|
};
|
|
|
|
smb1502_2_die_temp {
|
|
reg = <0x1076903>;
|
|
label = "smb1502_2_die_temp";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@24 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
};
|
|
};
|
|
|
|
fragment@25 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
usb-role-switch;
|
|
|
|
port {
|
|
|
|
endpoint {
|
|
phandle = <0x37>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@26 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
connector {
|
|
|
|
port {
|
|
|
|
endpoint {
|
|
remote-endpoint = <0x37>;
|
|
phandle = <0x186>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@27 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
status = "ok";
|
|
qcom,touch-active = "goodix,gt9916S";
|
|
qcom,la-vm;
|
|
|
|
goodix-berlin@0 {
|
|
status = "disabled";
|
|
compatible = "goodix,gt9916S";
|
|
reg = <0x00>;
|
|
spi-max-frequency = <0xf4240>;
|
|
interrupt-parent = <0xffffffff>;
|
|
interrupts = <0xa2 0x2008>;
|
|
goodix,reset-gpio = <0xffffffff 0xa1 0x00>;
|
|
goodix,irq-gpio = <0xffffffff 0xa2 0x2008>;
|
|
goodix,irq-flags = <0x02>;
|
|
goodix,panel-max-x = <0x438>;
|
|
goodix,panel-max-y = <0x960>;
|
|
goodix,panel-max-w = <0xff>;
|
|
goodix,panel-max-p = <0x1000>;
|
|
goodix,firmware-name = "goodix_firmware_spi.bin";
|
|
goodix,config-name = "goodix_cfg_group_spi.bin";
|
|
goodix,avdd-name = "avdd";
|
|
goodix,iovdd-name = "iovdd";
|
|
avdd-supply = <0xffffffff>;
|
|
iovdd-supply = <0xffffffff>;
|
|
goodix,touch-type = "primary";
|
|
goodix,qts_en;
|
|
qts,trusted-touch-mode = "vm_mode";
|
|
qts,touch-environment = "pvm";
|
|
qts,trusted-touch-type = "primary";
|
|
qts,trusted-touch-spi-irq = <0x256>;
|
|
qts,trusted-touch-io-bases = <0xa90000>;
|
|
qts,trusted-touch-io-sizes = <0x1000>;
|
|
qts,trusted-touch-vm-gpio-list = <0xffffffff 0x30 0x00 0xffffffff 0x31 0x00 0xffffffff 0x32 0x00 0xffffffff 0x33 0x00 0xffffffff 0xa1 0x00 0xffffffff 0xa2 0x2008>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@28 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
interrupt-parent = <0xffffffff>;
|
|
interrupts = <0x00 0xb6 0x01 0x03>;
|
|
interrupt-names = "usb_wcd";
|
|
nvmem-cells = <0x38>;
|
|
nvmem-cell-names = "usb_mode";
|
|
};
|
|
};
|
|
|
|
fragment@29 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,mdss_mdp@ae00000 {
|
|
compatible = "qcom,sde-kms";
|
|
reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaf80000 0x7000 0x400000 0x2000>;
|
|
reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "ipcc_reg";
|
|
interrupts = <0x00 0x53 0x04>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x01>;
|
|
#cooling-cells = <0x02>;
|
|
qcom,sde-off = <0x1000>;
|
|
qcom,sde-len = <0x488>;
|
|
qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
|
|
qcom,sde-ctl-size = <0x1000>;
|
|
qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
|
|
qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f 0xf0f 0xf0f>;
|
|
qcom,sde-mixer-size = <0x400>;
|
|
qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none", "none", "none", "none", "none";
|
|
qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "none", "none", "dcwb", "dcwb", "dcwb", "dcwb";
|
|
qcom,sde-dspp-top-off = <0x1300>;
|
|
qcom,sde-dspp-top-size = <0x80>;
|
|
qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
|
|
qcom,sde-dspp-size = <0x1800>;
|
|
qcom,sde-dspp-rc-version = <0x10001>;
|
|
qcom,sde-dspp-rc-off = <0x15800 0x14800 0x13800 0x12800>;
|
|
qcom,sde-dspp-rc-size = <0x38>;
|
|
qcom,sde-dspp-rc-mem-size = <0xaa0>;
|
|
qcom,sde-dspp-rc-min-region-width = <0x14>;
|
|
qcom,sde-dnsc-blur-version = <0x100>;
|
|
qcom,sde-dnsc-blur-off = <0x7d000>;
|
|
qcom,sde-dnsc-blur-size = <0x40>;
|
|
qcom,sde-dnsc-blur-gaus-lut-off = <0x100>;
|
|
qcom,sde-dnsc-blur-gaus-lut-size = <0x400>;
|
|
qcom,sde-dnsc-blur-dither-off = <0x5e0>;
|
|
qcom,sde-dnsc-blur-dither-size = <0x20>;
|
|
qcom,sde-dest-scaler-top-off = <0x61000>;
|
|
qcom,sde-dest-scaler-top-size = <0x1c>;
|
|
qcom,sde-dest-scaler-off = <0x00 0x1000 0x2000 0x3000>;
|
|
qcom,sde-dest-scaler-size = <0x800>;
|
|
qcom,sde-wb-off = <0x65000 0x66000>;
|
|
qcom,sde-wb-size = <0x2c8>;
|
|
qcom,sde-wb-xin-id = <0x0a 0x06>;
|
|
qcom,sde-wb-id = <0x01 0x02>;
|
|
qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
|
|
qcom,sde-intf-size = <0x300>;
|
|
qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
|
|
qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
|
|
qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x67000 0x67400 0x7f000 0x7f400>;
|
|
qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
|
|
qcom,sde-pp-size = <0x04>;
|
|
qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02 0x03 0x03 0x04 0x04>;
|
|
qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x67700 0x7f700>;
|
|
qcom,sde-merge-3d-size = <0x08>;
|
|
qcom,sde-pp-cwb = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01>;
|
|
qcom,sde-cdm-off = <0x7a200>;
|
|
qcom,sde-cdm-size = <0x220>;
|
|
qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000 0x83000 0x83000>;
|
|
qcom,sde-dsc-size = <0x06>;
|
|
qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
|
|
qcom,sde-dsc-hw-rev = "dsc_1_2";
|
|
qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200 0x100 0x200>;
|
|
qcom,sde-dsc-enc-size = <0x9c>;
|
|
qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80 0xf00 0xf80>;
|
|
qcom,sde-dsc-ctl-size = <0x24>;
|
|
qcom,sde-dsc-native422-supp = <0x01 0x01 0x01 0x01 0x00 0x00>;
|
|
qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
|
|
qcom,sde-cwb-dither = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01>;
|
|
qcom,sde-dither-version = <0x20000>;
|
|
qcom,sde-dither-size = <0x20>;
|
|
qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma", "dma", "dma";
|
|
qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000 0x2d000 0x2f000>;
|
|
qcom,sde-sspp-src-size = <0x344>;
|
|
qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d 0x0e 0x0f>;
|
|
qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,sde-sspp-smart-dma-priority = <0x07 0x08 0x09 0x0a 0x01 0x02 0x03 0x04 0x05 0x06>;
|
|
qcom,sde-smart-dma-rev = "smart_dma_v2p5";
|
|
qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05 0x08 0x07 0x0a 0x09>;
|
|
qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
|
|
qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
|
|
qcom,sde-max-per-pipe-bw-high-kbps = <0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0 0x56f9a0>;
|
|
qcom,sde-sspp-clk-ctrl = <0x4330 0x00 0x6330 0x00 0x8330 0x00 0xa330 0x00 0x24330 0x00 0x26330 0x00 0x28330 0x00 0x2a330 0x00 0x2c330 0x00 0x2e330 0x00>;
|
|
qcom,sde-sspp-clk-status = <0x4334 0x00 0x6334 0x00 0x8334 0x00 0xa334 0x00 0x24334 0x00 0x26334 0x00 0x28334 0x00 0x2a334 0x00 0x2c334 0x00 0x2e334 0x00>;
|
|
qcom,sde-sspp-csc-off = <0x1a00>;
|
|
qcom,sde-csc-type = "csc-10bit";
|
|
qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
|
|
qcom,sde-qseed-scalar-version = <0x3003>;
|
|
qcom,sde-sspp-qseed-off = <0xa00>;
|
|
qcom,sde-mixer-linewidth = <0xa00>;
|
|
qcom,sde-sspp-linewidth = <0x1400>;
|
|
qcom,sde-wb-linewidth = <0x1000>;
|
|
qcom,sde-dsc-linewidth = <0xa00>;
|
|
qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
|
|
qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
|
|
qcom,sde-wb-linewidth-linear = <0x2000>;
|
|
qcom,sde-mixer-blendstages = <0x0b>;
|
|
qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
|
|
qcom,sde-ubwc-version = <0x40000002>;
|
|
qcom,sde-ubwc-swizzle = <0x06>;
|
|
qcom,sde-ubwc-bw-calc-version = <0x01>;
|
|
qcom,sde-ubwc-static = <0x01>;
|
|
qcom,sde-macrotile-mode = <0x01>;
|
|
qcom,sde-smart-panel-align-mode = <0x0c>;
|
|
qcom,sde-panic-per-pipe;
|
|
qcom,sde-has-cdp;
|
|
qcom,sde-has-src-split;
|
|
qcom,sde-pipe-order-version = <0x01>;
|
|
qcom,sde-has-dim-layer;
|
|
qcom,sde-has-dest-scaler;
|
|
qcom,sde-max-trusted-vm-displays = <0x01>;
|
|
qcom,sde-max-bw-low-kbps = <0x1036640>;
|
|
qcom,sde-max-bw-high-kbps = <0x19bfcc0>;
|
|
qcom,sde-min-core-ib-kbps = <0x2625a0>;
|
|
qcom,sde-min-llcc-ib-kbps = <0x00>;
|
|
qcom,sde-min-dram-ib-kbps = "", "\f5";
|
|
qcom,sde-dram-channels = <0x04>;
|
|
qcom,sde-num-nrt-paths = <0x00>;
|
|
qcom,sde-dspp-spr-off = <0x15400 0x14400 0x13400 0x12400>;
|
|
qcom,sde-dspp-spr-size = <0x200>;
|
|
qcom,sde-dspp-spr-version = <0x20000>;
|
|
qcom,sde-dspp-demura-off = <0x15600 0x14600 0x13600 0x12600>;
|
|
qcom,sde-dspp-demura-size = <0xe4>;
|
|
qcom,sde-dspp-demura-version = <0x20000>;
|
|
qcom,sde-lm-noise-off = <0x320>;
|
|
qcom,sde-lm-noise-version = <0x10000>;
|
|
qcom,sde-uidle-off = <0x80000>;
|
|
qcom,sde-uidle-size = <0x80>;
|
|
qcom,sde-vbif-off = <0x00>;
|
|
qcom,sde-vbif-size = <0x1074>;
|
|
qcom,sde-vbif-id = <0x00>;
|
|
qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
|
|
qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
|
|
qcom,sde-vbif-default-ot-rd-limit = <0x28>;
|
|
qcom,sde-vbif-default-ot-wr-limit = <0x20>;
|
|
qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x02 0x76a7000 0x06 0x1da9c000 0x10>;
|
|
qcom,sde-vbif-qos-rt-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
|
|
qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
|
|
qcom,sde-vbif-qos-cwb-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
|
|
qcom,sde-vbif-qos-lutdma-remap = <0x04 0x04 0x04 0x04 0x05 0x05 0x05 0x05 0x04 0x04 0x04 0x04 0x05 0x05 0x05 0x05>;
|
|
qcom,sde-vbif-qos-offline-wb-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
|
|
qcom,sde-vbif-qos-cnoc-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x05 0x05 0x03 0x03 0x04 0x04 0x05 0x05 0x05 0x05>;
|
|
qcom,sde-vbif-qos-wb-rot-remap = <0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06 0x04 0x04 0x05 0x05 0x05 0x05 0x05 0x06>;
|
|
qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x00 0x00 0x00 0x00 0x00 0x00 0xffff 0xffff 0xffff 0xffff 0x00 0x00 0xffff0000 0xffff0000>;
|
|
qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x01 0x01 0x3ff 0x3ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0xff 0xff>;
|
|
qcom,sde-creq-lut = <0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x00 0x00 0x00 0x00 0x55555544 0x33221100 0x55555544 0x33221100>;
|
|
qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
|
|
qcom,sde-qos-cpu-mask = <0x03>;
|
|
qcom,sde-qos-cpu-mask-performance = <0x03>;
|
|
qcom,sde-qos-cpu-dma-latency = <0x12c>;
|
|
qcom,sde-qos-cpu-irq-latency = <0x12c>;
|
|
qcom,sde-ipcc-protocol-id = <0x04>;
|
|
qcom,sde-ipcc-client-dpu-phys-id = <0x09>;
|
|
qcom,sde-reg-dma-off = <0x00 0x800>;
|
|
qcom,sde-reg-dma-id = <0x00 0x01>;
|
|
qcom,sde-reg-dma-version = <0x30000>;
|
|
qcom,sde-reg-dma-trigger-off = <0x119c>;
|
|
qcom,sde-reg-dma-xin-id = <0x07>;
|
|
qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
|
|
qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
|
|
qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x36b0 0x00 0x222e0 0x00 0x4baf0>;
|
|
clocks = <0xffffffff 0x12 0xffffffff 0x02 0xffffffff 0x3d 0xffffffff 0x3e 0xffffffff 0x49 0xffffffff 0x40>;
|
|
clock-names = "gcc_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk";
|
|
clock-rate = <0x00 0x00 0x1ea30480 0x1ea30480 0x124f800 0x1ea30480>;
|
|
clock-max-rate = <0x00 0x00 0x1ea30480 0x1ea30480 0x124f800 0x1ea30480>;
|
|
clock-mmrm = <0x00 0x00 0x00 0x3e 0x00 0x00>;
|
|
qcom,hw-fence-sw-version = <0x01>;
|
|
mmcx-supply = <0xffffffff>;
|
|
qti,smmu-proxy-cb-id = <0x01>;
|
|
qcom,sde-vm-exclude-reg-names = "ipcc_reg";
|
|
interconnects = <0xffffffff 0x15 0xffffffff 0x231 0xffffffff 0x04 0xffffffff 0x200 0xffffffff 0x03 0xffffffff 0x20e>;
|
|
interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
|
|
qcom,sde-has-idle-pc;
|
|
qcom,sde-ib-bw-vote = <0x2625a0 0x00 0xc3500>;
|
|
qcom,sde-dspp-ltm-version = <0x10002>;
|
|
qcom,sde-dspp-ltm-off = <0x15300 0x14300 0x13300 0x12300>;
|
|
connectors = <0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f>;
|
|
phandle = <0x42>;
|
|
|
|
qcom,sde-sspp-vig-blocks {
|
|
|
|
vcm@0 {
|
|
cell-index = <0x00>;
|
|
qcom,sde-vig-top-off = <0x700>;
|
|
qcom,sde-vig-csc-off = <0x1a00>;
|
|
qcom,sde-vig-qseed-off = <0xa00>;
|
|
qcom,sde-vig-qseed-size = <0xe0>;
|
|
qcom,sde-vig-gamut = <0x1d00 0x60001>;
|
|
qcom,sde-vig-igc = <0x1d00 0x60000>;
|
|
qcom,sde-vig-inverse-pma;
|
|
qcom,sde-fp16-igc = <0x200 0x10000>;
|
|
qcom,sde-fp16-unmult = <0x200 0x10000>;
|
|
qcom,sde-fp16-gc = <0x200 0x10000>;
|
|
qcom,sde-fp16-csc = <0x200 0x10000>;
|
|
qcom,sde-ucsc-igc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-unmult = <0x700 0x10000>;
|
|
qcom,sde-ucsc-gc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-csc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
|
|
};
|
|
|
|
vcm@1 {
|
|
cell-index = <0x01>;
|
|
qcom,sde-fp16-igc = <0x280 0x10000>;
|
|
qcom,sde-fp16-unmult = <0x280 0x10000>;
|
|
qcom,sde-fp16-gc = <0x280 0x10000>;
|
|
qcom,sde-fp16-csc = <0x280 0x10000>;
|
|
qcom,sde-ucsc-igc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-unmult = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-gc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-csc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
|
|
};
|
|
};
|
|
|
|
qcom,sde-sspp-dma-blocks {
|
|
|
|
dgm@0 {
|
|
cell-index = <0x00>;
|
|
qcom,sde-dma-top-off = <0x700>;
|
|
qcom,sde-fp16-igc = <0x200 0x10000>;
|
|
qcom,sde-fp16-unmult = <0x200 0x10000>;
|
|
qcom,sde-fp16-gc = <0x200 0x10000>;
|
|
qcom,sde-fp16-csc = <0x200 0x10000>;
|
|
qcom,sde-ucsc-igc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-unmult = <0x700 0x10000>;
|
|
qcom,sde-ucsc-gc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-csc = <0x700 0x10000>;
|
|
qcom,sde-ucsc-alpha-dither = <0x700 0x10000>;
|
|
};
|
|
|
|
dgm@1 {
|
|
cell-index = <0x01>;
|
|
qcom,sde-fp16-igc = <0x200 0x10000>;
|
|
qcom,sde-fp16-unmult = <0x200 0x10000>;
|
|
qcom,sde-fp16-gc = <0x200 0x10000>;
|
|
qcom,sde-fp16-csc = <0x200 0x10000>;
|
|
qcom,sde-ucsc-igc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-unmult = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-gc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-csc = <0x1700 0x10000>;
|
|
qcom,sde-ucsc-alpha-dither = <0x1700 0x10000>;
|
|
};
|
|
};
|
|
|
|
qcom,sde-dspp-blocks {
|
|
qcom,sde-dspp-igc = <0x1260 0x40000>;
|
|
qcom,sde-dspp-hsic = <0x800 0x10007>;
|
|
qcom,sde-dspp-memcolor = <0x880 0x10007>;
|
|
qcom,sde-dspp-hist = <0x800 0x10007>;
|
|
qcom,sde-dspp-sixzone = <0x900 0x20000>;
|
|
qcom,sde-dspp-vlut = <0xa00 0x10008>;
|
|
qcom,sde-dspp-gamut = <0x1000 0x40003>;
|
|
qcom,sde-dspp-pcc = <0x1700 0x40000>;
|
|
qcom,sde-dspp-gc = <0x17c0 0x10008>;
|
|
qcom,sde-dspp-dither = <0x82c 0x10007>;
|
|
};
|
|
|
|
qcom,platform-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,platform-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "mmcx";
|
|
qcom,supply-min-voltage = <0x00>;
|
|
qcom,supply-max-voltage = <0x00>;
|
|
qcom,supply-enable-load = <0x00>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_4k_dsc_cmd {
|
|
qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x47>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x81>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,dcs-cmd-by-left;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x77>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x77>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x187>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x438>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_4k_dsc_video {
|
|
qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x47>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x81>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x77>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x77>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x188>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x438>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
|
|
qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0x1361>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x189>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xc30>;
|
|
qcom,mdss-dsi-h-front-porch = <0x48>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x27>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1efd>;
|
|
qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001244 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xc30>;
|
|
qcom,mdss-dsi-h-front-porch = <0x48>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x27>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001288 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_qhd_plus_dsc_video {
|
|
qcom,mdss-dsi-panel-name = "Sharp qhd video mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0x1361>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x18a>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xc30>;
|
|
qcom,mdss-dsi-h-front-porch = <0x48>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x27>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 45 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
|
|
qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-panel-mode-switch;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x4a>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x86>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-dma-schedule-line = <0x05>;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0x1361>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x18b>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-cmd-mode;
|
|
qcom,mdss-dsi-video-mode;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,cmd-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,vid-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,video-mode-switch-in-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13];
|
|
qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
|
|
qcom,video-mode-switch-out-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10];
|
|
qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
|
|
qcom,cmd-mode-switch-in-commands = [39 00 00 40 00 00 02 ff 10 39 00 00 40 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10];
|
|
qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
|
|
qcom,cmd-mode-switch-out-commands = <0x39000040 0x52a 0x2cf 0x39000000 0x52b 0x9ff>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1c 02 02 01 02 04 00 09 07];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 12 1e 04 05 03 02 04 00 0f 0a];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 03 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
|
|
qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
|
|
qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
|
|
};
|
|
|
|
timing@4 {
|
|
cell-index = <0x04>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 00 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
|
|
};
|
|
|
|
timing@5 {
|
|
cell-index = <0x05>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x50>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_qsync_wqhd_video {
|
|
qcom,mdss-dsi-panel-name = "Sharp 2k video mode qsync dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x4a>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x86>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0x1361>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x18c>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x50>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0e>;
|
|
qcom,mdss-dsi-v-front-porch = <0xa30>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0xd0390100 0x02 0x75403901 0x1000 0x2f14039 0x1000000 0x2ff10 0x39010000 0x1000062c 0x1020408 0x10390100 0x02 0xffd03901 0x00 0x2750039 0x1000010 0x2f100 0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2ba0339 0x1000000 0x2bc08 0x39010000 0x2c0 0x83390100 0x11 0xc1892800 0x8020002 0x6800d500 0xa0db709 0x89390100 0x03 0xc210f039 0x1000000 0x2d500 0x39010000 0x2d6 0x390100 0x02 0xde003901 0x00 0x2e10039 0x1000000 0x2e501 0x39010000 0x2bb 0x3390100 0x02 0xf6703901 0x00 0x2f78039 0x1000000 0x5be00 0x10001039 0x1000000 0x23500 0x39010000 0x244 0x390100 0x02 0xff203901 0x00 0x2fb0139 0x1000000 0x28702 0x39010000 0x25d 0x390100 0x02 0x5e143901 0x00 0x25feb39 0x1000000 0x2ff26 0x39010000 0x2fb 0x1390100 0x02 0x60003901 0x00 0x2620139 0x1000000 0x24000 0x39010000 0x2ff 0x28390100 0x02 0xfb013901 0x00 0x2910239 0x1000000 0x2ffe0 0x39010000 0x2fb 0x1390100 0x02 0x48813901 0x00 0x28e0939 0x1000000 0x2fff0 0x39010000 0x2fb 0x1390100 0x02 0x33203901 0x00 0x2343539 0x1000000 0x2ff10 0x5010000 0x78000111 0x5010000 0x78000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x08>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sharp_1080p_cmd {
|
|
qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
|
|
qcom,mdss-dsi-panel-controller = <0x40>;
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-panel-destination = "display_1";
|
|
qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x40>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x75>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x18d>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0d];
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
|
|
qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x4a>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x83>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x18e>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 23 21 07 07 08 02 04 00 19 17];
|
|
qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_nt35597_wqxga_video_truly {
|
|
qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x4a>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x83>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-underflow-color = <0x3ff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x18f>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x21>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 21 07 07 08 02 04 00 18 0c];
|
|
qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
|
|
qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-post-init-delay = <0x01>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-on-check-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x190>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x3c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x0c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x02>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 08 02 04 00 1b 18];
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-rx-eot-ignore;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-cphy-mode;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x1c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x191>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0x00 0x00 0x3000 0x6c390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020>;
|
|
qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x4390100 0x03 0xe8000239 0x1000000 0x3e400 0x8390100 0x03 0xb4201c39 0x1000000 0xdb66c 0x623af 0x131a0504 0xfa052039 0x1000000 0x2b000 0x39010000 0x32c4 0x00 0x00 0x10000002 0x29 0x10000 0x00 0x00 0x220000 0x1100 0xc0000 0x3000 0x00 0x390100 0x0d 0xd04444b2 0x2800285a 0x5a030d 0x1390100 0x15 0xd3490000 0x11a1500 0x15070f77 0x777737b2 0x1100a03c 0x9a390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020 0x39010000 0x2bdf 0x50425881 0x2d000000 0x6b 0x00 0x00 0x10fffd4 0xe000000 0x0f 0x5318000f 0x00 0x3901 0x00 0x3eb8b8b 0x39010000 0x2f7 0x1390100 0x02 0xb0803901 0x00 0xae434b4 0x30 0x40ce239 0x1000000 0x2e600 0x39010000 0x2b0 0x4390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x1c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x192>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x1c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x193>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
phandle = <0x194>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,panel-cphy-mode;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
phandle = <0x195>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-rx-eot-ignore;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-cphy-mode;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
phandle = <0x196>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_visionox_r66451_fhd_plus_sync_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox sync panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x1c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,esd-check-enabled;
|
|
phandle = <0x197>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x1d98aa58>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3d24>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 04 04 13 1e 05 05 04 02 04 00 10 0a];
|
|
qcom,display-topology = <0x01 0x01 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x5f>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x1d98aa58>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x2847>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 04 04 13 1e 05 05 04 02 04 00 10 0a];
|
|
qcom,display-topology = <0x01 0x01 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_cmd {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel without DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-rx-eot-ignore;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-cphy-mode;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x198>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23963901 0x00 0x2b42039 0x1000000 0xcc209 0x240c0000 0xc000000 0x93c3901 0x00 0x1ad700b9 0x3c004004 0xa00a00 0x40000000 0x19 0x3c004004 0xa00a39 0x1000000 0x2b080 0x39010000 0x14de 0x40001800 0x18001800 0x18100018 0x180018 0x2000039 0x1000000 0x2b004 0x39010000 0x3e8 0x23901 0x00 0x3e40008 0x39010000 0x2b0 0x390100 0x11 0xc4000000 0x00 0x00 0x2000000 0x32390100 0x19 0xcf640b00 0x00 0x8000b 0x77010101 0x1010102 0x2020202 0x3390100 0x15 0xd3450000 0x1131500 0x15070f77 0x777737b2 0x1100a03c 0x9c390100 0x1a 0xd700b934 0x400400 0xa00a0040 0x00 0x1934 0x400400 0xa00a3901 0x00 0x34d80000 0x00 0x3a 0x3a003a 0x3a003a 0x5000000 0x00 0xa00 0xa000000 0x00 0x00 0xa00 0x32000a00 0x22390100 0x2b 0xdf504258 0x812d0000 0x00 0x6b000000 0x00 0x10fff 0xd40e0000 0x00 0xf53f100 0x00 0x39 0x1000000 0x2f701 0x39010000 0x2b0 0x80390100 0x0a 0xe434b400 0x3904 0x9343901 0x00 0x2e60039 0x1000000 0x2b004 0x39010000 0x3eb 0x3901 0x00 0x2f70039 0x1000000 0x3df50 0x40390100 0x06 0xf3500000 0x3901 0x00 0x2f21139 0x1000000 0x6f301 0x01 0x39010000 0x3f4 0x23901 0x00 0x2f21939 0x1000000 0x3df50 0x42390100 0x02 0x35003901 0x00 0x52a0000 0x4373901 0x00 0x52b0000 0x9230501 0x7800 0x1110501 0x1400 0x1293901 0x00 0x2b00039 0x1000000 0x1ac209 0x240c0000 0xc031400 0x93c0000 0x00 0x00 0x30006c>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_ext_bridge_1080p {
|
|
qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-t-clk-post = <0x03>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x24>;
|
|
qcom,mdss-dsi-force-clock-lane-hs;
|
|
qcom,mdss-dsi-ext-bridge-mode;
|
|
phandle = <0x199>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x780>;
|
|
qcom,mdss-dsi-panel-height = <0x438>;
|
|
qcom,mdss-dsi-h-front-porch = <0x58>;
|
|
qcom,mdss-dsi-h-back-porch = <0x94>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x2c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x24>;
|
|
qcom,mdss-dsi-v-front-porch = <0x04>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x05>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 1a 0c 00];
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sim_cmd {
|
|
qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-panel-mode-switch;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-t-clk-post = <0x03>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x27>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,panel-ack-disabled;
|
|
qcom,qsync-enable;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,poms-align-panel-vsync;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x19a>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-cmd-mode;
|
|
qcom,mdss-dsi-video-mode;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,cmd-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,vid-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,video-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049>;
|
|
qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
|
|
qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
|
|
qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
|
|
qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
|
|
qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
|
|
qcom,cmd-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d010249>;
|
|
qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x32>;
|
|
qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x6e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x6e>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x5a>;
|
|
qcom,mdss-dsi-v-front-porch = <0x6e>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-video-mode;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x32>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0a>;
|
|
qcom,panel-roi-alignment = <0x21c 0x14 0x21c 0x14 0x21c 0x14>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x348>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a 0b 0a 02 04 00 21 10];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x30>;
|
|
qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
};
|
|
|
|
timing@4 {
|
|
cell-index = <0x04>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
};
|
|
|
|
timing@5 {
|
|
cell-index = <0x05>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0xb4>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,disable-rsc-solver;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b 1d 18 02 04 00 51 21];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x60>;
|
|
};
|
|
|
|
timing@6 {
|
|
cell-index = <0x06>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0xf0>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,disable-rsc-solver;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25 27 1f 02 04 00 69 2a];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x6e>;
|
|
};
|
|
|
|
timing@7 {
|
|
cell-index = <0x07>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12 14 11 02 04 00 39 18];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x28>;
|
|
};
|
|
|
|
timing@8 {
|
|
cell-index = <0x08>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1cc>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x64>;
|
|
qcom,mdss-dsi-v-front-porch = <0x64>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x28>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x3c>;
|
|
};
|
|
|
|
timing@9 {
|
|
cell-index = <0x09>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x01>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x01>;
|
|
};
|
|
|
|
timing@10 {
|
|
cell-index = <0x0a>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x05>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x01>;
|
|
};
|
|
|
|
timing@11 {
|
|
cell-index = <0x0b>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x0a>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x05>;
|
|
};
|
|
|
|
timing@12 {
|
|
cell-index = <0x0c>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x18>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0f>;
|
|
};
|
|
|
|
timing@13 {
|
|
cell-index = <0x0d>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x16>;
|
|
};
|
|
|
|
timing@14 {
|
|
cell-index = <0x0e>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
};
|
|
|
|
timing@15 {
|
|
cell-index = <0x0f>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0a>;
|
|
};
|
|
|
|
timing@16 {
|
|
cell-index = <0x10>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 27 0c 0c 0b 02 04 00 24 11];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x01>;
|
|
};
|
|
|
|
timing@17 {
|
|
cell-index = <0x11>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xe4c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 38 0e 0e 17 14 0e 0e 0d 02 04 00 2b 12];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x05>;
|
|
};
|
|
|
|
timing@18 {
|
|
cell-index = <0x12>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc80>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x14>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0xb4>;
|
|
qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 3d 0f 0f 19 15 0f 10 0e 02 04 00 2f 13];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sim_video {
|
|
qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-t-clk-post = <0x04>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x1b>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
|
|
qcom,panel-ack-disabled;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c 0x1e 0x0a 0x01>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
qcom,qsync-enable;
|
|
qcom,dsi-supported-qsync-min-fps-list = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,dsi-qsync-avr-step-list = <0x120 0xf0 0xb4 0x78 0x3c 0x14 0x00>;
|
|
phandle = <0x19b>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x08>;
|
|
qcom,mdss-dsi-h-back-porch = <0x08>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x08>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x06>;
|
|
qcom,mdss-dsi-v-front-porch = <0x06>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
|
|
qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 1a 24 0a 0a 09 02 04 00 1e 0f];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sim_dsc_375_cmd {
|
|
qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-ack-disabled;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,ulps-enabled;
|
|
phandle = <0x19c>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
|
|
qcom,display-topology = <0x01 0x01 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sim_dsc_10b_cmd {
|
|
qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x1e>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-ack-disabled;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,ulps-enabled;
|
|
phandle = <0x19d>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-framerate = <0xb4>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,disable-rsc-solver;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@4 {
|
|
cell-index = <0x04>;
|
|
qcom,mdss-dsi-panel-framerate = <0xf0>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,disable-rsc-solver;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@5 {
|
|
cell-index = <0x05>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@6 {
|
|
cell-index = <0x06>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x01>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3d24>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [03 04 00 00 0d 18 01 00 01 02 04 00 05 05];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@7 {
|
|
cell-index = <0x07>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x0a>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3d24>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01 01 01 02 04 00 07 06];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@8 {
|
|
cell-index = <0x08>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x18>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3d24>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 09 01 01 0e 1b 02 01 01 02 04 00 08 06];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@9 {
|
|
cell-index = <0x09>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x3d24>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1b 02 02 01 02 04 00 09 07];
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
};
|
|
|
|
timing@10 {
|
|
cell-index = <0x0a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@11 {
|
|
cell-index = <0x0b>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x00>;
|
|
qcom,mdss-dsi-h-back-porch = <0x00>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x00>;
|
|
qcom,mdss-dsi-v-front-porch = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
|
|
qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-version = <0x12>;
|
|
qcom,mdss-dsc-slice-height = <0x14>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x0a>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,src-chroma-format = <0x01>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_dual_sim_cmd {
|
|
qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-bpp-switch;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,cmd-sync-wait-broadcast;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-ack-disabled;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x1e>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,ulps-enabled;
|
|
phandle = <0x19e>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x9d8>;
|
|
qcom,mdss-dsi-panel-height = <0x870>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-mdp-transfer-time-us-min = <0x36b0>;
|
|
qcom,mdss-mdp-transfer-time-us-max = <0x3e80>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 44 11 12 25 2d 11 12 0f 02 04 00 35 16];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x04>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,dsi-wd-jitter-enable;
|
|
qcom,mdss-dsi-panel-jitter = <0x02 0x01>;
|
|
qcom,dsi-wd-ltj-max-jitter = <0x04 0x01>;
|
|
qcom,dsi-wd-ltj-time-sec = <0xe10>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-mdp-transfer-time-us-min = <0x1af4>;
|
|
qcom,mdss-mdp-transfer-time-us-max = <0x1edc>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-width = <0x500>;
|
|
qcom,mdss-dsi-panel-height = <0x5a0>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x2c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x28>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@4 {
|
|
cell-index = <0x04>;
|
|
qcom,mdss-dsi-panel-width = <0x9d8>;
|
|
qcom,mdss-dsi-panel-height = <0x870>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x50>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 57 17 17 2e 33 17 18 14 02 04 00 43 1c];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@5 {
|
|
cell-index = <0x05>;
|
|
qcom,mdss-dsi-bpp-mode = <0x18>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x2c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x50>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@6 {
|
|
cell-index = <0x06>;
|
|
qcom,mdss-dsi-bpp-mode = <0x1e>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x2c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x50>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 17 06 05 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x02 0x00 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_dual_sim_video {
|
|
qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-panel-broadcast-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
|
|
qcom,panel-ack-disabled;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
|
|
phandle = <0x19f>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x500>;
|
|
qcom,mdss-dsi-panel-height = <0x5a0>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x2c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_dual_sim_dsc_375_cmd {
|
|
qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00 0x01>;
|
|
qcom,dsi-phy-num = <0x00 0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,cmd-sync-wait-broadcast;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,panel-ack-disabled;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,ulps-enabled;
|
|
phandle = <0x1a0>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x438>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 04 03 02 04 00 0d 09];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x438>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0xf00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x438>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x04>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@4 {
|
|
cell-index = <0x05>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@5 {
|
|
cell-index = <0x06>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 03 03 02 04 00 0d 08];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@6 {
|
|
cell-index = <0x07>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 12 12 04 04 03 02 04 00 0f 09];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@7 {
|
|
cell-index = <0x08>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@8 {
|
|
cell-index = <0x09>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04 04 03 02 04 00 0d 09];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@9 {
|
|
cell-index = <0x0a>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1f 05 05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@10 {
|
|
cell-index = <0x0b>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@11 {
|
|
cell-index = <0x0c>;
|
|
qcom,mdss-dsi-panel-width = <0x9d8>;
|
|
qcom,mdss-dsi-panel-height = <0x870>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x438>;
|
|
qcom,mdss-dsc-slice-width = <0x4ec>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x02>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@12 {
|
|
cell-index = <0x0d>;
|
|
qcom,mdss-dsi-panel-width = <0x168>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01 01 01 02 04 00 07 06];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@13 {
|
|
cell-index = <0x0e>;
|
|
qcom,mdss-dsi-panel-width = <0x168>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@14 {
|
|
cell-index = <0x0f>;
|
|
qcom,mdss-dsi-panel-width = <0x168>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@15 {
|
|
cell-index = <0x10>;
|
|
qcom,mdss-dsi-panel-width = <0x168>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 0f 03 03 02 02 04 00 0a 08];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@16 {
|
|
cell-index = <0x11>;
|
|
qcom,mdss-dsi-panel-width = <0x21c>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x20>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 0a];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@17 {
|
|
cell-index = <0x12>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1e>;
|
|
qcom,mdss-dsi-h-back-porch = <0x64>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x10>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x0a>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 16 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x02>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_sim_sec_hd_cmd {
|
|
qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,panel-ack-disabled;
|
|
qcom,mdss-dsi-te-using-wd;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-post-init-delay = <0x01>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,ulps-enabled;
|
|
phandle = <0x1a1>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x500>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x3c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x0c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x02>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_cmd_sim_panel_au {
|
|
qcom,mdss-dsi-panel-name = "cmd mode dsi sim panel au";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,vert-padding-value = <0xb7c>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x1a2>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 07 ff 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_nt35597_truly_sl_wqxga_cmd {
|
|
qcom,mdss-dsi-panel-name = "Dual nt35597 cmd dsi truly splitlink panel without DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-pan-physical-width-dimension = <0x4a>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x83>;
|
|
qcom,mdss-dsi-bl-max-level = <0xfff>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,split-link-enabled;
|
|
qcom,sublinks-count = <0x02>;
|
|
qcom,lanes-per-sublink = <0x02>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x1a3>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0xa00>;
|
|
qcom,mdss-dsi-h-front-porch = <0x64>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x10>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x07>;
|
|
qcom,mdss-dsi-v-front-porch = <0x08>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
|
|
qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x10150100 0x02 0xfb011501 0x00 0x2ba0115 0x1000000 0x2ff20 0x15010000 0x2fb 0x1150100 0x02 0x11501 0x00 0x2015515 0x1000000 0x20245 0x15010000 0x205 0x40150100 0x02 0x6191501 0x00 0x2071e15 0x1000000 0x20b73 0x15010000 0x20c 0x73150100 0x02 0xeb01501 0x00 0x20fae15 0x1000000 0x211b8 0x15010000 0x213 0x150100 0x02 0x58801501 0x00 0x2590115 0x1000000 0x25a00 0x15010000 0x25b 0x1150100 0x02 0x5c801501 0x00 0x25d8115 0x1000000 0x25e00 0x15010000 0x25f 0x1150100 0x02 0x72311501 0x00 0x2680315 0x1000000 0x2ff24 0x15010000 0x2fb 0x1150100 0x02 0x1c1501 0x00 0x2010b15 0x1000000 0x2020c 0x15010000 0x203 0x1150100 0x02 0x40f1501 0x00 0x2051015 0x1000000 0x20610 0x15010000 0x207 0x10150100 0x02 0x8891501 0x00 0x2098a15 0x1000000 0x20a13 0x15010000 0x20b 0x13150100 0x02 0xc151501 0x00 0x20d1515 0x1000000 0x20e17 0x15010000 0x20f 0x17150100 0x02 0x101c1501 0x00 0x2110b15 0x1000000 0x2120c 0x15010000 0x213 0x1150100 0x02 0x140f1501 0x00 0x2151015 0x1000000 0x21610 0x15010000 0x217 0x10150100 0x02 0x18891501 0x00 0x2198a15 0x1000000 0x21a13 0x15010000 0x21b 0x13150100 0x02 0x1c151501 0x00 0x21d1515 0x1000000 0x21e17 0x15010000 0x21f 0x17150100 0x02 0x20401501 0x00 0x2210115 0x1000000 0x22200 0x15010000 0x223 0x40150100 0x02 0x24401501 0x00 0x2256d15 0x1000000 0x22640 0x15010000 0x227 0x40150100 0x02 0xe0001501 0x00 0x2dc2115 0x1000000 0x2dd22 0x15010000 0x2de 0x7150100 0x02 0xdf071501 0x00 0x2e36d15 0x1000000 0x2e107 0x15010000 0x2e2 0x7150100 0x02 0x29d81501 0x00 0x22a2a15 0x1000000 0x24b03 0x15010000 0x24c 0x11150100 0x02 0x4d101501 0x00 0x24e0115 0x1000000 0x24f01 0x15010000 0x250 0x10150100 0x02 0x51001501 0x00 0x2528015 0x1000000 0x25300 0x15010000 0x256 0x150100 0x02 0x54071501 0x00 0x2580715 0x1000000 0x25525 0x15010000 0x25b 0x43150100 0x02 0x5c001501 0x00 0x25f7315 0x1000000 0x26073 0x15010000 0x263 0x22150100 0x02 0x64001501 0x00 0x2670815 0x1000000 0x26804 0x15010000 0x272 0x2150100 0x02 0x7a801501 0x00 0x27b9115 0x1000000 0x27cd8 0x15010000 0x27d 0x60150100 0x02 0x7f151501 0x00 0x2751515 0x1000000 0x2b3c0 0x15010000 0x2b4 0x150100 0x02 0xb5001501 0x00 0x2780015 0x1000000 0x27900 0x15010000 0x280 0x150100 0x02 0x83001501 0x00 0x2930a15 0x1000000 0x2940a 0x15010000 0x28a 0x150100 0x02 0x9bff1501 0x00 0x29db015 0x1000000 0x29f63 0x15010000 0x298 0x10150100 0x02 0xec001501 0x00 0x2ff1015 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-panel-phy-timings = [00 33 0e 0e 2c 29 0d 0e 0d 02 04 00 2b 1c];
|
|
qcom,display-topology = <0x02 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x60152b00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_video {
|
|
qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel without DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,panel-cphy-mode;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x0a>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x1a4>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x924>;
|
|
qcom,mdss-dsi-h-front-porch = <0x60>;
|
|
qcom,mdss-dsi-h-back-porch = <0x28>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x20>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x04>;
|
|
qcom,mdss-dsi-v-front-porch = <0x19>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x01>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 92 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_nt35695b_truly_fhd_sl_cmd {
|
|
qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode split link dsi panel";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-post-init-delay = <0x01>;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,split-link-enabled;
|
|
qcom,sublinks-count = <0x02>;
|
|
qcom,lanes-per-sublink = <0x02>;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x1a5>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-h-front-porch = <0x78>;
|
|
qcom,mdss-dsi-h-back-porch = <0x3c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x0c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x02>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 01 15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_fhd_plus_cmd {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-panel-mode-switch;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,dsi-dyn-clk-enable;
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x50>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-cmd-mode;
|
|
qcom,mdss-dsi-video-mode;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x0a>;
|
|
qcom,mdss-dsi-h-back-porch = <0x10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x08>;
|
|
qcom,mdss-dsi-v-front-porch = <0x12>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35];
|
|
qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
|
|
qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
|
|
qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
|
|
qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
|
|
qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
|
|
qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
|
|
};
|
|
|
|
timing@3 {
|
|
cell-index = <0x03>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x3083ad80>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,dsi-dyn-clk-list = <0x3083ad80 0x30c45d12 0x31050ca4>;
|
|
qcom,partial-update-enabled = "single_roi";
|
|
qcom,panel-roi-alignment = <0x21c 0x28 0x28 0x28 0x438 0x28>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_fhd_plus_vid {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-sec-ctrl-num = <0x01>;
|
|
qcom,dsi-sec-phy-num = <0x01>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,spr-pack-type = "pentile";
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
|
|
qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
qcom,dsi-dyn-clk-enable;
|
|
qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
phandle = <0x1a6>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,dsi-dyn-clk-list = <0x32838600 0x32569f50 0x3229b8a0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_cmd {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode 120hz dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
phandle = <0x1a7>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@1 {
|
|
cell-index = <0x01>;
|
|
qcom,mdss-dsi-panel-framerate = <0x5a>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
|
|
timing@2 {
|
|
cell-index = <0x02>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x28b74760>;
|
|
qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_vid {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode 120hz dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
|
|
qcom,mdss-dsi-pan-enable-dynamic-fps;
|
|
qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
phandle = <0x1a8>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_cmd {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled qsync cmd mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-lane-map = "lane_map_0123";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-te-check-enable;
|
|
qcom,mdss-dsi-te-using-te-pin;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x5f>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,ulps-enabled;
|
|
phandle = <0x1a9>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-on-commands = [39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 3c 00 3c 00 0c 00 0c 04 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 0c bb 00 4c 00 01 00 01 32 01 6e 01 6e 39 01 00 00 00 00 02 bb 01];
|
|
qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-qsync-off-commands = <0x39010000 0x3f0 0xaa103901 0x00 0x2bb0039 0x1000000 0x3f0aa 0x13390100 0x18 0xce091109 0x1108c107 0xfa05a400 0x3c003400 0x24000c00 0xc040035>;
|
|
qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_video {
|
|
qcom,mdss-dsi-panel-name = "vtdr6130 amoled qsync video mode dsi visionox panel with DSC";
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-panel-physical-type = "oled";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-qsync-min-refresh-rate = <0x50>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
|
|
qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
|
|
qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-panel-status-value = <0x9c>;
|
|
qcom,mdss-dsi-panel-status-read-length = <0x01>;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
phandle = <0x1aa>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
timing@0 {
|
|
cell-index = <0x00>;
|
|
qcom,mdss-dsi-panel-framerate = <0x90>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x960>;
|
|
qcom,mdss-dsi-h-front-porch = <0x14>;
|
|
qcom,mdss-dsi-h-back-porch = <0x14>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-back-porch = <0x12>;
|
|
qcom,mdss-dsi-v-front-porch = <0x14>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x02>;
|
|
qcom,mdss-dsi-h-left-border = <0x00>;
|
|
qcom,mdss-dsi-h-right-border = <0x00>;
|
|
qcom,mdss-dsi-v-top-border = <0x00>;
|
|
qcom,mdss-dsi-v-bottom-border = <0x00>;
|
|
qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 09 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
|
|
qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
|
|
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
|
|
qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
|
|
qcom,mdss-dsi-h-sync-pulse = <0x00>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,mdss-dsc-slice-height = <0x28>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
|
|
qcom,display-topology = <0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ss_dsi_panel_PBA_BOOTING_FHD {
|
|
qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
|
|
label = "ss_dsi_panel_PBA_BOOTING_FHD";
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
|
qcom,mdss-dsi-bl-min-level = <0x00>;
|
|
qcom,mdss-dsi-bl-max-level = <0x639c>;
|
|
qcom,mdss-brightness-max-level = <0x639c>;
|
|
qcom,mdss-dsi-interleave-mode = <0x00>;
|
|
qcom,mdss-dsi-panel-type = "dsi_video_mode";
|
|
qcom,mdss-dsi-traffic-mode = "burst_mode";
|
|
qcom,mdss-dsi-bllp-eof-power-mode;
|
|
qcom,mdss-dsi-bllp-power-mode;
|
|
qcom,mdss-dsi-pixel-packing = "loose";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-stream = <0x00>;
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-pan-physical-width-dimension = <0x3c>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x6a>;
|
|
qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
|
|
qcom,adjust-timer-wakeup-ms = <0x01>;
|
|
qcom,mdss-dsi-lp11-init;
|
|
qcom,mdss-dsi-rx-eot-ignore;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
samsung,ss_candela_map_table_revA = "\n 0 4 1\n 1 6 1\n 2 8 2\n 3 10 3\n 4 13 3\n 5 16 4\n 6 20 5\n 7 23 6\n 8 27 7\n 9 30 7\n 10 34 8\n 11 38 9\n 12 42 10\n 13 47 11\n 14 51 12\n 15 55 14\n 16 60 15\n 17 65 16\n 18 69 17\n 19 74 18\n 20 79 19\n 21 84 20\n 22 89 22\n 23 94 23\n 24 99 24\n 25 104 25\n 26 109 27\n 27 114 28\n 28 120 29\n 29 125 31\n 30 131 32\n 31 136 33\n 32 142 35\n 33 147 36\n 34 153 37\n 35 159 39\n 36 164 40\n 37 170 42\n 38 176 43\n 39 182 44\n 40 188 46\n 41 194 47\n 42 200 49\n 43 206 50\n 44 212 52\n 45 219 53\n 46 225 55\n 47 231 56\n 48 237 58\n 49 244 59\n 50 250 61\n 51 256 63\n 52 263 64\n 53 269 66\n 54 276 67\n 55 282 69\n 56 289 71\n 57 296 72\n 58 302 74\n 59 309 75\n 60 316 77\n 61 323 79\n 62 329 80\n 63 336 82\n 64 343 84\n 65 351 85\n 66 358 87\n 67 365 89\n 68 372 91\n 69 380 92\n 70 387 94\n 71 394 96\n 72 402 97\n 73 409 99\n 74 417 101\n 75 424 103\n 76 432 104\n 77 439 106\n 78 447 108\n 79 455 110\n 80 462 112\n 81 470 113\n 82 478 115\n 83 485 117\n 84 493 119\n 85 501 121\n 86 509 122\n 87 517 124\n 88 524 126\n 89 532 128\n 90 540 130\n 91 548 132\n 92 556 134\n 93 564 135\n 94 572 137\n 95 580 139\n 96 588 141\n 97 596 143\n 98 605 145\n 99 613 147\n 100 621 149\n 101 629 151\n 102 637 153\n 103 646 155\n 104 654 157\n 105 662 158\n 106 671 160\n 107 679 162\n 108 687 164\n 109 696 166\n 110 704 168\n 111 713 170\n 112 721 172\n 113 730 174\n 114 738 176\n 115 747 178\n 116 755 180\n 117 764 182\n 118 772 184\n 119 780 186\n 120 788 188\n 121 797 190\n 122 805 192\n 123 813 194\n 124 821 196\n 125 830 199\n 126 838 201\n 127 846 203\n 128 855 205\n 129 863 207\n 130 871 209\n 131 880 211\n 132 888 213\n 133 897 215\n 134 905 217\n 135 914 219\n 136 922 221\n 137 931 224\n 138 939 226\n 139 948 228\n 140 956 230\n 141 965 232\n 142 973 234\n 143 982 236\n 144 991 238\n 145 999 241\n 146 1008 243\n 147 1017 245\n 148 1025 247\n 149 1034 249\n 150 1043 251\n 151 1052 254\n 152 1060 256\n 153 1069 258\n 154 1078 260\n 155 1087 262\n 156 1096 264\n 157 1105 267\n 158 1114 269\n 159 1122 271\n 160 1131 273\n 161 1140 275\n 162 1149 278\n 163 1158 280\n 164 1167 282\n 165 1176 284\n 166 1185 287\n 167 1194 289\n 168 1203 291\n 169 1212 293\n 170 1222 296\n 171 1231 298\n 172 1240 300\n 173 1249 302\n 174 1258 305\n 175 1267 307\n 176 1276 309\n 177 1286 311\n 178 1295 314\n 179 1304 316\n 180 1313 318\n 181 1323 321\n 182 1332 323\n 183 1341 325\n 184 1350 327\n 185 1360 330\n 186 1369 332\n 187 1378 334\n 188 1388 337\n 189 1397 339\n 190 1407 341\n 191 1416 344\n 192 1425 346\n 193 1435 348\n 194 1444 351\n 195 1454 353\n 196 1463 355\n 197 1473 358\n 198 1482 360\n 199 1492 362\n 200 1501 365\n 201 1511 367\n 202 1520 370\n 203 1530 372\n 204 1540 374\n 205 1549 377\n 206 1559 379\n 207 1569 382\n 208 1578 384\n 209 1588 386\n 210 1598 389\n 211 1607 391\n 212 1617 393\n 213 1627 396\n 214 1636 398\n 215 1646 401\n 216 1656 403\n 217 1666 406\n 218 1676 408\n 219 1685 410\n 220 1695 413\n 221 1705 415\n 222 1715 418\n 223 1725 420\n 224 1735 423\n 225 1744 425\n 226 1754 428\n 227 1764 430\n 228 1774 432\n 229 1784 435\n 230 1794 437\n 231 1804 440\n 232 1814 442\n 233 1824 445\n 234 1834 447\n 235 1844 450\n 236 1854 452\n 237 1864 455\n 238 1874 457\n 239 1884 460\n 240 1894 462\n 241 1904 465\n 242 1914 467\n 243 1925 470\n 244 1935 472\n 245 1945 475\n 246 1955 477\n 247 1965 480\n 248 1975 482\n 249 1986 485\n 250 1996 487\n 251 2006 490\n 252 2016 492\n 253 2026 495\n 254 2037 497\n 255 2047 500\n ";
|
|
qcom,display-type = "primary";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x1ab>;
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
fhd@0 {
|
|
qcom,display-topology = <0x01 0x00 0x01>;
|
|
qcom,default-topology-index = <0x00>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x780>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x0c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x20>;
|
|
qcom,mdss-dsi-h-front-porch = <0xa4>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x04>;
|
|
qcom,mdss-dsi-v-back-porch = <0x03>;
|
|
qcom,mdss-dsi-v-front-porch = <0x09>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x35866480>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
|
|
};
|
|
};
|
|
|
|
qcom,panel-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
};
|
|
};
|
|
|
|
E3_S6E3HAE_AMB681AZ01 {
|
|
qcom,mdss-dsi-panel-name = "E3_S6E3HAE_AMB681AZ01";
|
|
label = "E3_S6E3HAE_AMB681AZ01";
|
|
qcom,mdss-dsi-bpp = <0x18>;
|
|
qcom,mdss-dsi-underflow-color = <0xff>;
|
|
qcom,mdss-dsi-border-color = <0x00>;
|
|
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
|
|
qcom,mdss-dsi-bl-min-level = <0x01>;
|
|
qcom,mdss-brightness-default-level = <0xff>;
|
|
qcom,mdss-dsi-interleave-mode = <0x00>;
|
|
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
|
|
qcom,mdss-dsi-te-pin-select = <0x01>;
|
|
qcom,dynamic-mode-switch-enabled;
|
|
qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
|
|
qcom,mdss-dsi-te-dcs-command = <0x01>;
|
|
qcom,mdss-dsi-wr-mem-start = <0x2c>;
|
|
qcom,mdss-dsi-wr-mem-continue = <0x3c>;
|
|
qcom,mdss-dsi-pixel-packing = "loose";
|
|
qcom,mdss-dsi-virtual-channel-id = <0x00>;
|
|
qcom,mdss-dsi-color-order = "rgb_swap_rgb";
|
|
qcom,mdss-dsi-lane-0-state;
|
|
qcom,mdss-dsi-lane-1-state;
|
|
qcom,mdss-dsi-lane-2-state;
|
|
qcom,mdss-dsi-lane-3-state;
|
|
qcom,mdss-dsi-t-clk-post = <0x18>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x19>;
|
|
qcom,mdss-dsi-mdp-trigger = "none";
|
|
qcom,mdss-dsi-dma-trigger = "trigger_sw";
|
|
qcom,mdss-pan-physical-width-dimension = <0x49>;
|
|
qcom,mdss-pan-physical-height-dimension = <0x9c>;
|
|
qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
|
|
qcom,mdss-dsi-rx-eot-ignore;
|
|
qcom,mdss-dsi-tx-eot-append;
|
|
qcom,mdss-dsi-panel-hdr-enabled;
|
|
qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
|
|
qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
|
|
qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
|
|
qcom,mdss-dsi-panel-blackness-level = <0x05>;
|
|
qcom,qsync-enable;
|
|
qcom,mdss-dsi-panel-vsync-delay;
|
|
qcom,ulps-enabled;
|
|
qcom,esd-check-enabled;
|
|
qcom,mdss-dsi-panel-status-check-mode = "irq_check";
|
|
samsung,esd-irq-trigger1 = "falling";
|
|
samsung,esd-irq-trigger2 = "falling";
|
|
samsung,panel-vendor = "SDC";
|
|
samsung,disp-model = "AMB681AZ01";
|
|
samsung,support_lpm;
|
|
samsung,support_gamma_mode2;
|
|
samsung,temperature_table_str = "$TEMP_TABLE";
|
|
samsung,support_factory_panel_swap;
|
|
samsung,support_lp_rx_err_recovery;
|
|
samsung,rsc_4_frame_idle;
|
|
samsung,support_mdnie = "$SUPPORT_MDNIE";
|
|
samsung,esc-clk-128M;
|
|
samsung,support_gpara;
|
|
samsung,pointing_gpara;
|
|
samsung,two_byte_gpara;
|
|
samsung,support_dct;
|
|
ss,self_display = <0x41>;
|
|
samsung,poc_enable_tx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n W 0xF1 0xF1 0xA2\n ";
|
|
samsung,poc_enable_tx_cmds_revA_skip_tot_lvl;
|
|
samsung,poc_disable_tx_cmds_revA = "\n W 0xF0 0xA5 0xA5\n W 0xF1 0xA5 0xA5\n ";
|
|
samsung,poc_disable_tx_cmds_revA_skip_tot_lvl;
|
|
samsung,spsram_data_read_cmds_revA = "\n W 0x71 0x86 0x00 0x00 0x00 0x00 0x02\n ";
|
|
samsung,flash_gamma_rx_cmds_revA = "R 0x6E 0x36";
|
|
samsung,level0_key_enable_tx_cmds_revA = "W 0x9F 0xA5 0xA5";
|
|
samsung,level0_key_disable_tx_cmds_revA = "W 0x9F 0x5A 0x5A";
|
|
samsung,level1_key_enable_tx_cmds_revA = "W 0xF0 0x5A 0x5A";
|
|
samsung,level1_key_disable_tx_cmds_revA = "W 0xF0 0xA5 0xA5";
|
|
samsung,level2_key_enable_tx_cmds_revA = "W 0xFC 0x5A 0x5A";
|
|
samsung,level2_key_disable_tx_cmds_revA = "W 0xFC 0xA5 0xA5";
|
|
samsung,flash_key_enable_tx_cmds_revA = "W 0xF1 0x5A 0x5A";
|
|
samsung,flash_key_disable_tx_cmds_revA = "W 0xF1 0xA5 0xA5";
|
|
samsung,sw_reset_tx_cmds_revA = "W 0x01";
|
|
samsung,manufacture_id0_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xDA 0x01\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,manufacture_id1_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xDB 0x01\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,manufacture_id2_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xDC 0x01\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,module_info_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xA1 0x0B\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,octa_id_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n W 0xB0 0x00 0x0B 0xA1\n R 0xA1 0x14\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,ddi_id_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xD6 0x05\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,ldi_debug0_rx_cmds_revA = "R 0x0A 0x01";
|
|
samsung,ldi_debug1_rx_cmds_revA = "R 0xED 0x01";
|
|
samsung,ldi_debug2_rx_cmds_revA = "\n W 0xFC 0x5A 0x5A\n R 0xEE 0x01\n W 0xFC 0xA5 0xA5\n ";
|
|
samsung,ldi_debug3_rx_cmds_revA = "R 0x0E 0x01";
|
|
samsung,ldi_debug4_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0x05 0x01\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,ldi_debug5_rx_cmds_revA = "R 0x0F 0x01";
|
|
samsung,ldi_debug6_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0xE9 0x02\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,ldi_debug_logbuf_rx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n R 0x9C 0xFF\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,mtp_read_sysfs_rx_cmds_revA = "\n W 0x9F 0xA5 0xA5\n W 0xF0 0x5A 0x5A\n W 0xFC 0x5A 0x5A\n\n W 0xB0 0x00 0x00 0x00\n R 0x00 0x01\n\n W 0x9F 0x5A 0x5A\n W 0xF0 0xA5 0xA5\n W 0xFC 0xA5 0xA5\n ";
|
|
samsung,mtp_write_sysfs_tx_cmds_revA = "W 0x00 0x00 0x00 0x00";
|
|
samsung,copr_enable_tx_cmds_revA = "$copr_enable_tx_cmd";
|
|
samsung,copr_disable_tx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n W 0xE1 0x00\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,support_dynamic_mipi_clk;
|
|
samsung,ffc_tx_cmds_revA = "\n IF CLOCK 1328 THEN APPLY\n $FFC_SET_1328MBPS\n END\n\n IF CLOCK 1362 THEN APPLY\n $FFC_SET_1362MBPS\n END\n\n IF CLOCK 1368 THEN APPLY\n $FFC_SET_1368MBPS\n END\n ";
|
|
samsung,dynamic_mipi_clk_timing_table_str = "$DYNAMIC_MIPI_CLOCK";
|
|
samsung,dynamic_mipi_clk_sel_table_str = "$DYNAMIC_MIPI_CLOCK_RAT_BAND";
|
|
samsung,dynamic_hlpm_enable_tx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n W 0x85 0x81 0x00 0x0F 0x0F 0x00 0x00 0x1F\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,dynamic_hlpm_disable_tx_cmds_revA = "\n W 0xF0 0x5A 0x5A\n W 0x85 0x00\n W 0xF0 0xA5 0xA5\n ";
|
|
samsung,support_gct;
|
|
samsung,gct_lv_tx_cmds_revA = "$gct_lv_tx_cmd";
|
|
samsung,gct_hv_tx_cmds_revA = "$gct_hv_tx_cmd";
|
|
samsung,gct_pass_val = "$gct_check_sum";
|
|
samsung,gct_lv_tx_cmds_revA_skip_tot_lvl;
|
|
samsung,gct_hv_tx_cmds_revA_skip_tot_lvl;
|
|
samsung,ssr_tx_cmds_revA = "$ssr_tx_cmd";
|
|
samsung,ssr_pass_val = "$ssr_pass_value";
|
|
samsung,gct_ecc_rx_cmds_revA = "$gct_ecc_rx_cmd";
|
|
samsung,ecc_pass_val = "$ecc_pass_value";
|
|
samsung,gray_spot_test_on_tx_cmds_revA = "$gray_spot_on_tx_cmd";
|
|
samsung,gray_spot_test_off_tx_cmds_revA = "$gray_spot_off_tx_cmd";
|
|
samsung,vglhighdot_on_tx_cmds_revA = "$vglhighdot_on_tx_cmd";
|
|
samsung,vglhighdot_2_tx_cmds_revA = "$vglhighdot_2_tx_cmd";
|
|
samsung,vglhighdot_off_tx_cmds_revA = "$vglhighdot_off_tx_cmd";
|
|
samsung,micro_short_test_on_tx_cmds_revA = "$micro_crack_on_tx_cmd";
|
|
samsung,micro_short_test_off_tx_cmds_revA = "$micro_crack_off_tx_cmd";
|
|
samsung,ccd_test_on_tx_cmds_revA = "$ccd_on_tx_cmd";
|
|
samsung,ccd_test_off_tx_cmds_revA = "$ccd_off_tx_cmd";
|
|
samsung,ccd_pass_val = <0x00>;
|
|
samsung,ccd_fail_val = <0x01>;
|
|
samsung,xtalk_on_tx_cmds_revA = "$xtalk_on_tx_cmd";
|
|
samsung,xtalk_off_tx_cmds_revA = "$xtalk_off_tx_cmd";
|
|
samsung,flash_loading_check_revA = "$flash_loading_check_tx_cmd";
|
|
samsung,flash_test_pass_val = "$flash_test_pass_value";
|
|
samsung,use_flash_done_recovery;
|
|
samsung,brightdot_on_tx_cmds_revA = "$brightdot_on_tx_cmd";
|
|
samsung,brightdot_off_tx_cmds_revA = "$brightdot_off_tx_cmd";
|
|
samsung,mcd_on_tx_cmds_revA = "$mcd_on_tx_cmd";
|
|
samsung,mcd_off_tx_cmds_revA = "$mcd_off_tx_cmd";
|
|
samsung,dsc_crc_test_tx_cmds_revA = "$dsc_crc_tx_cmd";
|
|
samsung,dsc_crc_pass_val = "$DSC_CRC_PASS_VALUES";
|
|
samsung,ss_dia_tx_cmds_revA = "$DIA_SETTING";
|
|
samsung,enter_hbm_ce_lux = <0xc350>;
|
|
samsung,enter_hbm_ce_lux_table_str = "$HBM_CE_LUX_MAP";
|
|
samsung,ss_candela_map_table_revA = "$NORMAL_CANDELA_MAP";
|
|
samsung,ss_hbm_candela_map_table_revA = "$HBM_CANDELA_MAP";
|
|
samsung,ss_hmt_candela_map_table_revA = "$HMD_CANDELA_MAP";
|
|
samsung,ss_aod_candela_map_table_revA = "$AOD_CANDELA_MAP";
|
|
samsung,support_hmt;
|
|
samsung,vrr_gm2_gamma_comp_tx_cmds_revA = "$ANALOG_OFFSET_1";
|
|
samsung,vrr_gm2_gamma_comp2_tx_cmds_revA = "$ANALOG_OFFSET_2";
|
|
samsung,vrr_gm2_gamma_comp3_tx_cmds_revA = "$ANALOG_OFFSET_3";
|
|
samsung,analog_offset_120hs_table_revA = "$ANALOG_OFFSET_120HS";
|
|
samsung,manual_aor_120hs_table_revA = "$MANUAL_AOR_TABLE_120HS";
|
|
samsung,manual_aor_96hs_table_revA = "$MANUAL_AOR_TABLE_96HS";
|
|
samsung,support_vrr_based_bl;
|
|
samsung,support_lfd;
|
|
samsung,allow_level_key_once;
|
|
samsung,mdss_dsi_on_tx_cmds_revA = "$POWER_ON_PRE_SETTING";
|
|
samsung,mdss_dsi_on_tx_cmds_revA_lp;
|
|
samsung,dsi_on_post_tx_cmds_revA = "$POWER_ON_POST_SETTING";
|
|
samsung,mdss_dsi_off_tx_cmds_revA = "$POWER_OFF_SETTING";
|
|
samsung,ss_brightness_tx_cmds_revA = "$BRIGHTNESS_SETTING";
|
|
samsung,mdss_dsi_timing_switch_tx_cmds_revA = "\n IF RESOLUTION WQHD THEN APPLY\n $PAGE_ADDRESS_SET_WQHD\n $DSC_SETTING_WQHD\n END\n\n IF RESOLUTION FHD THEN APPLY\n $PAGE_ADDRESS_SET_FHD\n $DSC_SETTING_FHD\n END\n\n IF RESOLUTION HD THEN APPLY\n $PAGE_ADDRESS_SET_HD\n $DSC_SETTING_HD\n END\n ";
|
|
samsung,hmt_enable_tx_cmds_revA = "$HMD_ON_SETTING";
|
|
samsung,hmt_disable_tx_cmds_revA = "$HMD_OFF_SETTING";
|
|
samsung,ss_hmt_brightness_tx_cmds_revA = "$HMD_BRIGHTNESS_SETTING";
|
|
samsung,lpm_on_aor_tx_cmds_revA = "$HLPM_AOR_SETTING";
|
|
samsung,lpm_on_tx_cmds_revA = "$HLPM_ON_SETTING";
|
|
samsung,lpm_off_tx_cmds_revA = "$HLPM_OFF_SETTING";
|
|
samsung,ss_lpm_brightness_tx_cmds_revA = "$HLPM_BRIGHTNESS_SETTING";
|
|
samsung,early_te_cmds_revA = "$TE_FRAME_SEL";
|
|
POWER_ON_PRE_SETTING = [00];
|
|
POWER_ON_POST_SETTING = [00];
|
|
POWER_OFF_SETTING = [00];
|
|
BRIGHTNESS_SETTING = [00];
|
|
VRR_SETTING = [00];
|
|
SSR_SETTING = [00];
|
|
ECC_SETTING = [00];
|
|
COMMON_SETTING = [00];
|
|
TE_ON = [00];
|
|
PAGE_ADDRESS_SET_WQHD = [00];
|
|
PAGE_ADDRESS_SET_FHD = [00];
|
|
PAGE_ADDRESS_SET_HD = [00];
|
|
FFC_SET_1328MBPS = [00];
|
|
FFC_SET_1362MBPS = [00];
|
|
FFC_SET_1368MBPS = [00];
|
|
ERR_FG_SETTING = [00];
|
|
DSC_SETTING_WQHD = [00];
|
|
DSC_SETTING_FHD = [00];
|
|
DSC_SETTING_HD = [00];
|
|
FREQ_MODE_CHANGE_SETTING_HS = [00];
|
|
FREQ_MODE_CHANGE_SETTING_NS = [00];
|
|
ASYNC_120HS = [00];
|
|
ASYNC_96HS = [00];
|
|
ASYNC_48HS = [00];
|
|
ASYNC_60NS = [00];
|
|
ASYNC_48NS = [00];
|
|
TE_FRAME_SEL = [00];
|
|
TSP_WCM_SYNC_SETTING = [00];
|
|
DIA_SETTING = [00];
|
|
SMOOTH_DIMMING_SETTING_1FRAME = [00];
|
|
SMOOTH_DIMMING_SETTING_24FRAME = [00];
|
|
SANDSTORM_SETTING = [00];
|
|
LFD_STABILIZATION_SETTING = [00];
|
|
BRIGHTNESS_DIMMING_SETTING = [00];
|
|
ACL = [00];
|
|
GLUT_OFFSET = [00];
|
|
MAFPC = [00];
|
|
TEMP_TABLE = [00];
|
|
ELVSS_TEMP_COMPENSATION = [00];
|
|
MANUAL_AOR = [00];
|
|
HLPM_AOR_SETTING = [00];
|
|
HLPM_ON_SETTING = [00];
|
|
HLPM_OFF_SETTING = [00];
|
|
HLPM_BRIGHTNESS_SETTING = [00];
|
|
HMD_ON_SETTING = [00];
|
|
HMD_OFF_SETTING = [00];
|
|
HMD_BRIGHTNESS_SETTING = [00];
|
|
ANALOG_OFFSET_1 = [00];
|
|
ANALOG_OFFSET_2 = [00];
|
|
ANALOG_OFFSET_3 = [00];
|
|
mcd_on_tx_cmd = [00];
|
|
mcd_off_tx_cmd = [00];
|
|
gray_spot_on_tx_cmd = [00];
|
|
gray_spot_off_tx_cmd = [00];
|
|
vglhighdot_on_tx_cmd = [00];
|
|
vglhighdot_2_tx_cmd = [00];
|
|
vglhighdot_off_tx_cmd = [00];
|
|
micro_crack_on_tx_cmd = [00];
|
|
micro_crack_off_tx_cmd = [00];
|
|
gct_lv_tx_cmd = [00];
|
|
gct_hv_tx_cmd = [00];
|
|
gct_check_sum = [00];
|
|
ssr_tx_cmd = [00];
|
|
gct_ecc_rx_cmd = [00];
|
|
ecc_check_value = [00];
|
|
xtalk_on_tx_cmd = [00];
|
|
xtalk_off_tx_cmd = [00];
|
|
ccd_on_tx_cmd = [00];
|
|
ccd_off_tx_cmd = [00];
|
|
flash_loading_check_tx_cmd = [00];
|
|
brightdot_on_tx_cmd = [00];
|
|
brightdot_off_tx_cmd = [00];
|
|
copr_enable_tx_cmd = [00];
|
|
dsc_crc_tx_cmd = [00];
|
|
qcom,display-type = "primary";
|
|
qcom,dsi-ctrl-num = <0x00>;
|
|
qcom,dsi-phy-num = <0x00>;
|
|
qcom,platform-te-gpio = <0xffffffff 0x56 0x00>;
|
|
samsung,ub-con-det = <0xffffffff 0xb3 0x00>;
|
|
samsung,delayed-display-on = <0x01>;
|
|
samsung,esd-irq-gpio1 = <0xffffffff 0x57 0x00>;
|
|
qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
|
|
phandle = <0x1ac>;
|
|
|
|
samsung,br_tables {
|
|
|
|
vrr120@0 {
|
|
samsung,flash_gamma_data_read_addr = <0x06 0x07 0x08>;
|
|
samsung,flash_gamma_data_read_size = <0x09 0x0a 0x0b>;
|
|
samsung,flash_table_hbm_gamma_offset = <0xb7762>;
|
|
samsung,flash_table_normal_gamma_offset = <0xb76f6>;
|
|
};
|
|
};
|
|
|
|
samsung,resolution_info {
|
|
|
|
wqhd {
|
|
samsung,panel_resolution_name = "WQHD";
|
|
samsung,panel_width = <0x5a0>;
|
|
samsung,panel_height = <0xc10>;
|
|
};
|
|
|
|
fhd {
|
|
samsung,panel_resolution_name = "FHD";
|
|
samsung,panel_width = <0x438>;
|
|
samsung,panel_height = <0x90c>;
|
|
};
|
|
|
|
hd {
|
|
samsung,panel_resolution_name = "HD";
|
|
samsung,panel_width = <0x2d0>;
|
|
samsung,panel_height = <0x608>;
|
|
};
|
|
};
|
|
|
|
qcom,mdss-dsi-display-timings {
|
|
|
|
wqhd120hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x69>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd96hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0d>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x55>;
|
|
qcom,mdss-dsi-panel-framerate = <0x60>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd60hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0e>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x3c>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd48hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x30>;
|
|
qcom,mdss-dsi-panel-framerate = <0x30>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x2590>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd30hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1d>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0f>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd24hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0e>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x18>;
|
|
qcom,mdss-dsi-panel-framerate = <0x18>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
wqhd10hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x5a0>;
|
|
qcom,mdss-dsi-panel-height = <0xc10>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1f>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0d>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0a>;
|
|
qcom,mdss-dsi-panel-framerate = <0x0a>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x2d0 0xc1 0x2d0 0xc1 0x2d0 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x2d0 0x2d0>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x2d0>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd120hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x69>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd96hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0d>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x55>;
|
|
qcom,mdss-dsi-panel-framerate = <0x60>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd60hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0e>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x3c>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd48hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x30>;
|
|
qcom,mdss-dsi-panel-framerate = <0x30>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x2590>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd30hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1d>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0b>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd24hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0a>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x18>;
|
|
qcom,mdss-dsi-panel-framerate = <0x18>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
fhd10hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x438>;
|
|
qcom,mdss-dsi-panel-height = <0x90c>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1f>;
|
|
qcom,mdss-dsi-v-front-porch = <0x13>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0a>;
|
|
qcom,mdss-dsi-panel-framerate = <0x0a>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x21c 0xc1 0x21c 0xc1 0x21c 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x21c 0x21c>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x21c>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd120hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x78>;
|
|
qcom,mdss-dsi-panel-framerate = <0x78>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd96hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0d>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x60>;
|
|
qcom,mdss-dsi-panel-framerate = <0x60>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd60hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0e>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x3c>;
|
|
qcom,mdss-dsi-panel-framerate = <0x3c>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd48hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-v-front-porch = <0x10>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x30>;
|
|
qcom,mdss-dsi-panel-framerate = <0x30>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x2590>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd30hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1d>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0f>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x1e>;
|
|
qcom,mdss-dsi-panel-framerate = <0x1e>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd24hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1e>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0d>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x18>;
|
|
qcom,mdss-dsi-panel-framerate = <0x18>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
|
|
hd10hs {
|
|
qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
|
|
qcom,default-topology-index = <0x01>;
|
|
qcom,mdss-dsi-panel-width = <0x2d0>;
|
|
qcom,mdss-dsi-panel-height = <0x608>;
|
|
qcom,mdss-dsi-h-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-h-back-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-front-porch = <0x1c>;
|
|
qcom,mdss-dsi-h-sync-skew = <0x00>;
|
|
qcom,mdss-dsi-v-pulse-width = <0x1c>;
|
|
qcom,mdss-dsi-v-back-porch = <0x1f>;
|
|
qcom,mdss-dsi-v-front-porch = <0x0c>;
|
|
samsung,mdss-dsi-sot-hs-mode;
|
|
qcom,qsync-mode-min-refresh-rate = <0x0a>;
|
|
qcom,mdss-dsi-panel-framerate = <0x0a>;
|
|
qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
|
|
qcom,mdss-dsi-panel-clockrate = <0x512fb100>;
|
|
qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
|
|
qcom,mdss-dsi-t-clk-post = <0x1b>;
|
|
qcom,mdss-dsi-t-clk-pre = <0x25>;
|
|
qcom,panel-roi-alignment = <0x168 0xc1 0x168 0xc1 0x168 0xc1>;
|
|
qcom,compression-mode = "dsc";
|
|
qcom,lm-split = <0x168 0x168>;
|
|
qcom,mdss-dsc-encoders = <0x02>;
|
|
qcom,mdss-dsc-slice-height = <0xc1>;
|
|
qcom,mdss-dsc-slice-width = <0x168>;
|
|
qcom,mdss-dsc-slice-per-pkt = <0x01>;
|
|
qcom,mdss-dsc-bit-per-component = <0x08>;
|
|
qcom,mdss-dsc-bit-per-pixel = <0x08>;
|
|
qcom,mdss-dsc-block-prediction-enable;
|
|
};
|
|
};
|
|
|
|
power_on_pre_lp11_seq {
|
|
|
|
vdd3 {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vdd3";
|
|
pwr,seq = <0x01 0x0c>;
|
|
pwr,voltage = <0x1b7740>;
|
|
pwr,load = <0x186a0>;
|
|
};
|
|
|
|
vddr {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vddr";
|
|
pwr,seq = <0x01 0x00>;
|
|
pwr,voltage = <0x198ef8>;
|
|
pwr,load = <0x186a0>;
|
|
};
|
|
|
|
vci {
|
|
pwr,name = "panel_vci";
|
|
pwr,type = "pmic";
|
|
pwr,seq = <0x01 0x00>;
|
|
pwr,voltage = <0x2dc6c0>;
|
|
pwr,load = <0x186a0>;
|
|
};
|
|
|
|
aee_fd {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_aee_fd";
|
|
pwr,seq = <0x01 0x00>;
|
|
pwr,voltage = <0x00>;
|
|
pwr,load = <0x00>;
|
|
};
|
|
|
|
reset {
|
|
pwr,type = "gpio";
|
|
pwr,name = "panel_reset";
|
|
pwr,seq = <0x00 0x00 0x01 0x14>;
|
|
pwr,gpio = <0xffffffff 0x85 0x00>;
|
|
};
|
|
|
|
elvss {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_elvss";
|
|
pwr,current = <0x00>;
|
|
};
|
|
};
|
|
|
|
power_off_post_lp11_seq {
|
|
|
|
reset {
|
|
pwr,type = "gpio";
|
|
pwr,name = "panel_reset";
|
|
pwr,seq = <0x00 0x0a>;
|
|
pwr,gpio = <0xffffffff 0x85 0x00>;
|
|
};
|
|
|
|
aee_fd {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_aee_fd";
|
|
pwr,seq = <0x00 0x0a>;
|
|
pwr,load = <0x64>;
|
|
};
|
|
|
|
vci {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vci";
|
|
pwr,seq = <0x00 0x0a>;
|
|
pwr,load = <0x64>;
|
|
};
|
|
|
|
vddr {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vddr";
|
|
pwr,seq = <0x00 0x0a>;
|
|
pwr,load = <0x64>;
|
|
};
|
|
|
|
vdd3 {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vdd3";
|
|
pwr,seq = <0x00 0x00>;
|
|
pwr,load = <0x64>;
|
|
};
|
|
};
|
|
|
|
lpm_on_seq {
|
|
|
|
vddr {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vddr";
|
|
pwr,voltage = <0x155cc0>;
|
|
};
|
|
|
|
elvss {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_elvss";
|
|
pwr,current = <0x7d0>;
|
|
};
|
|
};
|
|
|
|
lpm_off_seq {
|
|
|
|
vddr {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_vddr";
|
|
pwr,voltage = <0x198ef8>;
|
|
};
|
|
|
|
elvss {
|
|
pwr,type = "pmic";
|
|
pwr,name = "panel_elvss";
|
|
pwr,current = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_ctrl0@ae94000 {
|
|
compatible = "qcom,dsi-ctrl-hw-v2.8";
|
|
label = "dsi-ctrl-0";
|
|
cell-index = <0x00>;
|
|
frame-threshold-time-us = <0x320>;
|
|
reg = <0xae94000 0x1000 0xaf0f000 0x04 0xae36000 0x300>;
|
|
reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
|
|
interrupt-parent = <0x42>;
|
|
interrupts = <0x04 0x00>;
|
|
vdda-1p2-supply = <0xffffffff>;
|
|
qcom,split-link-supported;
|
|
clocks = <0xffffffff 0x04 0xffffffff 0x05 0xffffffff 0x07 0xffffffff 0x42 0xffffffff 0x43 0xffffffff 0x38 0xffffffff 0x00>;
|
|
clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
|
|
phandle = <0x40>;
|
|
|
|
qcom,ctrl-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,ctrl-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-1p2";
|
|
qcom,supply-min-voltage = <0x124f80>;
|
|
qcom,supply-max-voltage = <0x124f80>;
|
|
qcom,supply-enable-load = <0x40d8>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_ctrl1@ae96000 {
|
|
compatible = "qcom,dsi-ctrl-hw-v2.8";
|
|
label = "dsi-ctrl-1";
|
|
cell-index = <0x01>;
|
|
frame-threshold-time-us = <0x320>;
|
|
reg = <0xae96000 0x1000 0xaf0f000 0x04 0xae37000 0x300>;
|
|
reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
|
|
interrupt-parent = <0x42>;
|
|
interrupts = <0x05 0x00>;
|
|
vdda-1p2-supply = <0xffffffff>;
|
|
qcom,split-link-supported;
|
|
clocks = <0xffffffff 0x08 0xffffffff 0x09 0xffffffff 0x0b 0xffffffff 0x44 0xffffffff 0x45 0xffffffff 0x3a 0xffffffff 0x00>;
|
|
clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
|
|
status = "disabled";
|
|
phandle = <0x45>;
|
|
|
|
qcom,ctrl-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,ctrl-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-1p2";
|
|
qcom,supply-min-voltage = <0x124f80>;
|
|
qcom,supply-max-voltage = <0x124f80>;
|
|
qcom,supply-enable-load = <0x40d8>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_phy0@ae95500 {
|
|
compatible = "qcom,dsi-phy-v5.2";
|
|
label = "dsi-phy-0";
|
|
cell-index = <0x00>;
|
|
#clock-cells = <0x01>;
|
|
reg = <0xae95000 0xa00 0xae95500 0x400 0xae94200 0xa0>;
|
|
reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
|
|
pll-label = "dsi_pll_4nm";
|
|
qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
|
|
qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
|
|
qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
|
|
vdda-0p9-supply = <0xffffffff>;
|
|
qcom,panel-allow-phy-poweroff;
|
|
qcom,dsi-pll-ssc-mode = "down-spread";
|
|
pll_codes_region = <0x43>;
|
|
phandle = <0x46>;
|
|
|
|
qcom,phy-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,phy-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-0p9";
|
|
qcom,supply-min-voltage = <0xd6d80>;
|
|
qcom,supply-max-voltage = <0xd6d80>;
|
|
qcom,supply-enable-load = <0x17ed0>;
|
|
qcom,supply-disable-load = <0x60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_phy1@ae97500 {
|
|
compatible = "qcom,dsi-phy-v5.2";
|
|
label = "dsi-phy-1";
|
|
cell-index = <0x01>;
|
|
#clock-cells = <0x01>;
|
|
reg = <0xae97000 0xa00 0xae97500 0x400 0xae96200 0xa0>;
|
|
reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
|
|
pll-label = "dsi_pll_4nm";
|
|
qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
|
|
qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
|
|
qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
|
|
vdda-0p9-supply = <0xffffffff>;
|
|
qcom,panel-allow-phy-poweroff;
|
|
qcom,dsi-pll-ssc-mode = "down-spread";
|
|
pll_codes_region = <0x43>;
|
|
phandle = <0x47>;
|
|
|
|
qcom,phy-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,phy-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-0p9";
|
|
qcom,supply-min-voltage = <0xd6d80>;
|
|
qcom,supply-max-voltage = <0xd6d80>;
|
|
qcom,supply-enable-load = <0x17ed0>;
|
|
qcom,supply-disable-load = <0x60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
dsi_pll_codes {
|
|
reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
|
|
label = "dsi_pll_codes";
|
|
phandle = <0x43>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@30 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,msm-ext-disp {
|
|
compatible = "qcom,msm-ext-disp";
|
|
phandle = <0x44>;
|
|
|
|
qcom,msm-ext-disp-audio-codec-rx {
|
|
compatible = "qcom,msm-ext-disp-audio-codec-rx";
|
|
phandle = <0x1ad>;
|
|
};
|
|
};
|
|
|
|
qcom,msm_hdcp {
|
|
compatible = "qcom,msm-hdcp";
|
|
phandle = <0x1ae>;
|
|
};
|
|
|
|
qcom,dp_display@ae154000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,dp-display";
|
|
usb-phy = <0xffffffff>;
|
|
qcom,ext-disp = <0x44>;
|
|
usb-controller = <0xffffffff>;
|
|
qcom,altmode-dev = <0xffffffff 0x00>;
|
|
qcom,dp-aux-switch = <0xffffffff>;
|
|
reg = <0xaf54000 0x104 0xaf54200 0xc0 0xaf55000 0x770 0xaf56000 0x9c 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xaf57000 0x9c 0xaf09000 0x14>;
|
|
reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
|
|
interrupt-parent = <0x42>;
|
|
interrupts = <0x0c 0x00>;
|
|
#clock-cells = <0x01>;
|
|
clocks = <0xffffffff 0x0c 0xffffffff 0x00 0xffffffff 0x05 0xffffffff 0xb9 0xffffffff 0x0f 0xffffffff 0x10 0x3f 0x00 0xffffffff 0x12 0xffffffff 0x14 0x3f 0x01 0xffffffff 0x16 0xffffffff 0x13 0xffffffff 0x15>;
|
|
clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_parent", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
|
|
qcom,pll-revision = "4nm-v1.1";
|
|
qcom,phy-version = <0x600>;
|
|
qcom,aux-cfg0-settings = " ";
|
|
qcom,aux-cfg1-settings = [24 13];
|
|
qcom,aux-cfg2-settings = [28 a4];
|
|
qcom,aux-cfg3-settings = ",";
|
|
qcom,aux-cfg4-settings = [30 0a];
|
|
qcom,aux-cfg5-settings = [34 26];
|
|
qcom,aux-cfg6-settings = [38 0a];
|
|
qcom,aux-cfg7-settings = [3c 03];
|
|
qcom,aux-cfg8-settings = [40 b7];
|
|
qcom,aux-cfg9-settings = [44 03];
|
|
qcom,max-pclk-frequency-khz = <0xa4cb8>;
|
|
qcom,widebus-enable;
|
|
qcom,mst-enable;
|
|
qcom,dsc-feature-enable;
|
|
qcom,fec-feature-enable;
|
|
qcom,dsc-continuous-pps;
|
|
qcom,qos-cpu-mask = <0x0f>;
|
|
qcom,qos-cpu-latency-us = <0x12c>;
|
|
vdda-1p2-supply = <0xffffffff>;
|
|
vdda-0p9-supply = <0xffffffff>;
|
|
vdda_usb-0p9-supply = <0xffffffff>;
|
|
vdd_mx-supply = <0xffffffff>;
|
|
dp_phy_gdsc-supply = <0xffffffff>;
|
|
qcom,hbr-rbr-voltage-swing = <0x07 0x0f 0x16 0x1f 0x11 0x1e 0x1f 0xff 0x16 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
|
|
qcom,hbr-rbr-pre-emphasis = <0x00 0x0d 0x14 0x1a 0x00 0x0e 0x15 0xff 0x00 0x0e 0xff 0xff 0x02 0xff 0xff 0xff>;
|
|
qcom,hbr2-3-voltage-swing = <0x02 0x12 0x16 0x1a 0x09 0x19 0x1f 0xff 0x10 0x1f 0xff 0xff 0x1f 0xff 0xff 0xff>;
|
|
qcom,hbr2-3-pre-emphasis = <0x00 0x0c 0x15 0x1b 0x02 0x0e 0x16 0xff 0x02 0x11 0xff 0xff 0x04 0xff 0xff 0xff>;
|
|
aux-pullup-supply = <0xffffffff>;
|
|
pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
|
|
qcom,usbplug-cc-gpio = <0xffffffff 0x1d 0x00>;
|
|
secdp,redrv = [00];
|
|
secdp,dex-dft-res = [00];
|
|
secdp,prefer-res;
|
|
secdp,mrr-fps-nolimit;
|
|
secdp,hbr-rbr-voltage-swing = <0x09 0x11 0x19 0xff 0x12 0x1a 0x1f 0xff 0x1c 0x1f 0xff 0xff 0xff 0xff 0xff 0xff>;
|
|
secdp,hbr-rbr-pre-emphasis = <0x00 0x0e 0x17 0xff 0x00 0x0d 0x16 0xff 0x03 0x0e 0xff 0xff 0xff 0xff 0xff 0xff>;
|
|
secdp,hbr2-3-voltage-swing = <0x0a 0x11 0x19 0xff 0x12 0x1a 0x1f 0xff 0x1d 0x1f 0xff 0xff 0xff 0xff 0xff 0xff>;
|
|
secdp,hbr2-3-pre-emphasis = <0x01 0x0e 0x17 0xff 0x00 0x0d 0x16 0xff 0x00 0x0e 0xff 0xff 0xff 0xff 0xff 0xff>;
|
|
phandle = <0x3f>;
|
|
|
|
qcom,ctrl-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,ctrl-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-1p2";
|
|
qcom,supply-min-voltage = <0x124f80>;
|
|
qcom,supply-max-voltage = <0x124f80>;
|
|
qcom,supply-enable-load = <0x7594>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,phy-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,phy-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdda-0p9";
|
|
qcom,supply-min-voltage = <0xdea80>;
|
|
qcom,supply-max-voltage = <0xdea80>;
|
|
qcom,supply-enable-load = <0x1c138>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
|
|
qcom,phy-supply-entry@1 {
|
|
reg = <0x01>;
|
|
qcom,supply-name = "vdda_usb-0p9";
|
|
qcom,supply-min-voltage = <0xd6d80>;
|
|
qcom,supply-max-voltage = <0xd6d80>;
|
|
qcom,supply-enable-load = <0x1964>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,pll-supply-entries {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
qcom,pll-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vdd_mx";
|
|
qcom,supply-min-voltage = <0x180>;
|
|
qcom,supply-max-voltage = <0xffff>;
|
|
qcom,supply-enable-load = <0x00>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,sde_rscc@af20000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,sde-rsc";
|
|
reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
|
|
reg-names = "drv", "wrapper";
|
|
qcom,sde-rsc-version = <0x05>;
|
|
qcom,sde-dram-channels = <0x02>;
|
|
vdd-supply = <0xffffffff>;
|
|
clocks = <0xffffffff 0x47 0xffffffff 0x41 0xffffffff 0x46>;
|
|
clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
|
|
qcom,msm-bus,active-only;
|
|
interconnects = <0xffffffff 0x3e9 0xffffffff 0x5e8>;
|
|
interconnect-names = "qcom,sde-data-bus0";
|
|
phandle = <0x3e>;
|
|
};
|
|
|
|
qcom,smmu_sde_unsec_cb {
|
|
compatible = "qcom,smmu_sde_unsec";
|
|
iommus = <0xffffffff 0x1c00 0x02>;
|
|
qcom,iommu-dma-addr-pool = <0x60000 0xd50a0000 0xd7c00000 0x283f0000>;
|
|
qcom,iommu-faults = "non-fatal";
|
|
qcom,iommu-earlymap;
|
|
dma-coherent;
|
|
clocks = <0xffffffff 0x3d>;
|
|
clock-names = "mdp_core_clk";
|
|
phandle = <0x3b>;
|
|
};
|
|
|
|
qcom,smmu_sde_sec_cb {
|
|
compatible = "qcom,smmu_sde_sec";
|
|
iommus = <0xffffffff 0x1c01 0x00>;
|
|
qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
|
|
qcom,iommu-faults = "non-fatal";
|
|
qcom,iommu-vmid = <0x0a>;
|
|
phandle = <0x1af>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@31 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
sde_rsc_rpmh {
|
|
compatible = "qcom,sde-rsc-rpmh";
|
|
cell-index = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@32 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
pmx_sde {
|
|
phandle = <0x1b0>;
|
|
|
|
sde_dsi_active {
|
|
phandle = <0x1b1>;
|
|
|
|
mux {
|
|
pins = "gpio133";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio133";
|
|
drive-strength = <0x08>;
|
|
bias-disable = <0x00>;
|
|
};
|
|
};
|
|
|
|
sde_dsi_suspend {
|
|
phandle = <0x1b2>;
|
|
|
|
mux {
|
|
pins = "gpio133";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio133";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
sde_dsi1_active {
|
|
phandle = <0x51>;
|
|
|
|
mux {
|
|
pins = "gpio137";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio137";
|
|
drive-strength = <0x08>;
|
|
bias-disable = <0x00>;
|
|
};
|
|
};
|
|
|
|
sde_dsi1_suspend {
|
|
phandle = <0x53>;
|
|
|
|
mux {
|
|
pins = "gpio137";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio137";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
|
|
pmx_sde_te {
|
|
phandle = <0x1b3>;
|
|
|
|
sde_te_active {
|
|
phandle = <0x1b4>;
|
|
|
|
mux {
|
|
pins = "gpio86";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio86";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
sde_te_suspend {
|
|
phandle = <0x1b5>;
|
|
|
|
mux {
|
|
pins = "gpio86";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio86";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
sde_te1_active {
|
|
phandle = <0x52>;
|
|
|
|
mux {
|
|
pins = "gpio87";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio87";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
sde_te1_suspend {
|
|
phandle = <0x54>;
|
|
|
|
mux {
|
|
pins = "gpio87";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio87";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@33 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
dsi_panel_pwr_supply_sim {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x1b6>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "dummy";
|
|
qcom,supply-min-voltage = <0x1b7740>;
|
|
qcom,supply-max-voltage = <0x1b7740>;
|
|
qcom,supply-enable-load = <0x35b60>;
|
|
qcom,supply-disable-load = <0x1f40>;
|
|
qcom,supply-post-on-sleep = <0x14>;
|
|
};
|
|
};
|
|
|
|
dsi_panel_pwr_supply {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x1b7>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vddio";
|
|
qcom,supply-min-voltage = <0x1b7740>;
|
|
qcom,supply-max-voltage = <0x1b7740>;
|
|
qcom,supply-enable-load = <0x35b60>;
|
|
qcom,supply-disable-load = <0x1f40>;
|
|
qcom,supply-post-on-sleep = <0x14>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@1 {
|
|
reg = <0x01>;
|
|
qcom,supply-name = "vdd";
|
|
qcom,supply-min-voltage = <0x124f80>;
|
|
qcom,supply-max-voltage = <0x124f80>;
|
|
qcom,supply-enable-load = <0x30d40>;
|
|
qcom,supply-disable-load = <0x00>;
|
|
qcom,supply-post-on-sleep = <0x00>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@2 {
|
|
reg = <0x02>;
|
|
qcom,supply-name = "vci";
|
|
qcom,supply-min-voltage = <0x2dc6c0>;
|
|
qcom,supply-max-voltage = <0x2dc6c0>;
|
|
qcom,supply-enable-load = <0x2710>;
|
|
qcom,supply-disable-load = <0x12c>;
|
|
qcom,supply-post-on-sleep = <0x00>;
|
|
};
|
|
};
|
|
|
|
dsi_panel_pwr_supply_avdd {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
phandle = <0x1b8>;
|
|
|
|
qcom,panel-supply-entry@0 {
|
|
reg = <0x00>;
|
|
qcom,supply-name = "vddio";
|
|
qcom,supply-min-voltage = <0x1b7740>;
|
|
qcom,supply-max-voltage = <0x1b7740>;
|
|
qcom,supply-enable-load = <0x35b60>;
|
|
qcom,supply-disable-load = <0x1f40>;
|
|
qcom,supply-post-on-sleep = <0x14>;
|
|
};
|
|
|
|
qcom,panel-supply-entry@1 {
|
|
reg = <0x01>;
|
|
qcom,supply-name = "avdd";
|
|
qcom,supply-min-voltage = <0x4630c0>;
|
|
qcom,supply-max-voltage = <0x5b8d80>;
|
|
qcom,supply-enable-load = <0x3f7a0>;
|
|
qcom,supply-disable-load = <0x64>;
|
|
};
|
|
};
|
|
|
|
qcom,dsi-display-primary {
|
|
compatible = "qcom,dsi-display";
|
|
label = "primary";
|
|
qcom,dsi-ctrl = <0x40 0x45>;
|
|
qcom,dsi-phy = <0x46 0x47>;
|
|
pinctrl-names = "panel_active", "panel_suspend";
|
|
pinctrl-0 = <0x48 0x49 0x4a 0x4b>;
|
|
pinctrl-1 = <0x4c 0x4d 0x4e 0x4f>;
|
|
qcom,platform-te-gpio = <0xffffffff 0x56 0x00>;
|
|
qcom,panel-te-source = <0x00>;
|
|
qcom,mdp = <0x42>;
|
|
qcom,dsi-default-panel = <0x50>;
|
|
qcom,demura-panel-id = <0x122e700 0x471>;
|
|
clocks = <0x46 0x00 0x46 0x01 0x47 0x02 0x47 0x03 0xffffffff 0x3d>;
|
|
clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
|
|
vddio-supply = <0xffffffff>;
|
|
vci-supply = <0xffffffff>;
|
|
vdd-supply = <0xffffffff>;
|
|
phandle = <0x39>;
|
|
};
|
|
|
|
qcom,dsi-display-secondary {
|
|
compatible = "qcom,dsi-display";
|
|
label = "secondary";
|
|
qcom,dsi-ctrl = <0x40 0x45>;
|
|
qcom,dsi-phy = <0x46 0x47>;
|
|
pinctrl-names = "panel_active", "panel_suspend";
|
|
pinctrl-0 = <0x51 0x52>;
|
|
pinctrl-1 = <0x53 0x54>;
|
|
qcom,platform-te-gpio = <0xffffffff 0x57 0x00>;
|
|
qcom,panel-te-source = <0x01>;
|
|
qcom,mdp = <0x42>;
|
|
qcom,demura-panel-id = <0x00 0x00>;
|
|
clocks = <0x46 0x00 0x46 0x01 0x47 0x02 0x47 0x03 0xffffffff 0x3d>;
|
|
clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
|
|
vddio-supply = <0xffffffff>;
|
|
vci-supply = <0xffffffff>;
|
|
vdd-supply = <0xffffffff>;
|
|
phandle = <0x3a>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@34 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,wb-display@1 {
|
|
compatible = "qcom,wb-display";
|
|
cell-index = <0x00>;
|
|
label = "wb_display1";
|
|
clocks = <0xffffffff 0x3d>;
|
|
clock-names = "mdp_core_clk";
|
|
phandle = <0x3c>;
|
|
};
|
|
|
|
qcom,wb-display@2 {
|
|
compatible = "qcom,wb-display";
|
|
cell-index = <0x01>;
|
|
label = "wb_display2";
|
|
clocks = <0xffffffff 0x3d>;
|
|
clock-names = "mdp_core_clk";
|
|
phandle = <0x3d>;
|
|
};
|
|
|
|
display_gpio_regulator@1 {
|
|
compatible = "qti-regulator-fixed";
|
|
regulator-name = "display_panel_avdd";
|
|
regulator-min-microvolt = <0x53ec60>;
|
|
regulator-max-microvolt = <0x53ec60>;
|
|
regulator-enable-ramp-delay = <0xe9>;
|
|
enable-active-high;
|
|
regulator-boot-on;
|
|
proxy-supply = <0x55>;
|
|
qcom,proxy-consumer-enable;
|
|
phandle = <0x55>;
|
|
};
|
|
|
|
disp_rdump_region@d5100000 {
|
|
reg = <0xd5100000 0x1500000>;
|
|
label = "disp_rdump_region";
|
|
phandle = <0x1b9>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@35 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
splash_region {
|
|
reg = <0x00 0xd5100000 0x00 0x2b00000>;
|
|
label = "cont_splash_region";
|
|
phandle = <0x1ba>;
|
|
};
|
|
|
|
demura_region_0 {
|
|
reg = <0x00 0x00 0x00 0x00>;
|
|
label = "demura hfc region 0";
|
|
phandle = <0x1bb>;
|
|
};
|
|
|
|
demura_region_1 {
|
|
reg = <0x00 0x00 0x00 0x00>;
|
|
label = "demura hfc region 1";
|
|
phandle = <0x1bc>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@36 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_0_sda {
|
|
|
|
gpio_i2c_0_sda_default {
|
|
phandle = <0x56>;
|
|
|
|
mux {
|
|
pins = "gpio80";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio80";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@37 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_0_scl {
|
|
|
|
gpio_i2c_0_scl_default {
|
|
phandle = <0x57>;
|
|
|
|
mux {
|
|
pins = "gpio81";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio81";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@model {
|
|
target-path = "/";
|
|
|
|
__overlay__ {
|
|
|
|
aliases {
|
|
i2c50 = "/i2c@50";
|
|
i2c51 = "/i2c@51";
|
|
i2c52 = "/i2c@52";
|
|
};
|
|
|
|
i2c@50 {
|
|
cell-index = <0x32>;
|
|
compatible = "i2c-gpio";
|
|
gpios = <0xffffffff 0x50 0x00 0xffffffff 0x51 0x00>;
|
|
#i2c-gpio,delay-us = <0x02>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x56 0x57>;
|
|
status = "okay";
|
|
phandle = <0x1bd>;
|
|
|
|
s2dos05_pmic@60 {
|
|
compatible = "samsung,s2dos05pmic";
|
|
reg = <0x60>;
|
|
s2dos05,wakeup;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x58>;
|
|
sec_disp_pmic_name = "disp_pmic";
|
|
s2dos05,s2dos05_int = <0xffffffff 0xb0 0x00>;
|
|
adc_mode = <0x00>;
|
|
adc_sync_mode = <0x02>;
|
|
|
|
regulators {
|
|
|
|
s2dos05-buck1 {
|
|
regulator-name = "panel_vddr";
|
|
regulator-min-microvolt = <0xcf850>;
|
|
regulator-max-microvolt = <0x200b20>;
|
|
regulator-boot-on;
|
|
phandle = <0x1be>;
|
|
};
|
|
|
|
s2dos05-ldo1 {
|
|
regulator-name = "panel_vdd3";
|
|
regulator-min-microvolt = <0x16e360>;
|
|
regulator-max-microvolt = <0x1e8480>;
|
|
regulator-boot-on;
|
|
phandle = <0x1bf>;
|
|
};
|
|
|
|
s2dos05-ldo2 {
|
|
regulator-name = "s2dos05-l2";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
regulator-boot-on;
|
|
phandle = <0x8e>;
|
|
};
|
|
|
|
s2dos05-ldo3 {
|
|
regulator-name = "s2dos05-l3";
|
|
regulator-min-microvolt = <0x2dc6c0>;
|
|
regulator-max-microvolt = <0x2dc6c0>;
|
|
regulator-boot-on;
|
|
phandle = <0x8f>;
|
|
};
|
|
|
|
s2dos05-ldo4 {
|
|
regulator-name = "panel_vci";
|
|
regulator-min-microvolt = <0x2932e0>;
|
|
regulator-max-microvolt = <0x399a18>;
|
|
regulator-boot-on;
|
|
phandle = <0x1c0>;
|
|
};
|
|
|
|
s2dos05-elvss-ssd {
|
|
regulator-name = "panel_elvss";
|
|
regulator-min-microamp = <0x00>;
|
|
regulator-max-microamp = <0x1f40>;
|
|
phandle = <0x1c1>;
|
|
};
|
|
|
|
s2dos05-avdd-elvdd-elvss-fd {
|
|
regulator-name = "panel_aee_fd";
|
|
phandle = <0x1c2>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c@51 {
|
|
cell-index = <0x33>;
|
|
compatible = "i2c-gpio";
|
|
gpios = <0xffffffff 0xce 0x00 0xffffffff 0xcf 0x00>;
|
|
#i2c-gpio,delay-us = <0x02>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x59 0x5a>;
|
|
status = "okay";
|
|
phandle = <0x1c3>;
|
|
|
|
s2mpb02_pmic@59 {
|
|
compatible = "s2mpb02,s2mpb02mfd";
|
|
reg = <0x59>;
|
|
s2mpb02,wakeup;
|
|
phandle = <0x1c4>;
|
|
|
|
regulators {
|
|
|
|
s2mpb02-ldo1 {
|
|
regulator-name = "s2mpb02-l1";
|
|
regulator-min-microvolt = <0xf4240>;
|
|
regulator-max-microvolt = <0xf4240>;
|
|
phandle = <0xbd>;
|
|
};
|
|
|
|
s2mpb02-ldo2 {
|
|
regulator-name = "s2mpb02-l2";
|
|
regulator-min-microvolt = <0x124f80>;
|
|
regulator-max-microvolt = <0x124f80>;
|
|
regulator-boot-on;
|
|
phandle = <0x1c5>;
|
|
};
|
|
|
|
s2mpb02-ldo3 {
|
|
regulator-name = "s2mpb02-l3";
|
|
regulator-min-microvolt = <0x10c8e0>;
|
|
regulator-max-microvolt = <0x10c8e0>;
|
|
phandle = <0xc5>;
|
|
};
|
|
|
|
s2mpb02-ldo4 {
|
|
regulator-name = "s2mpb02-l4";
|
|
regulator-min-microvolt = <0xe1d48>;
|
|
regulator-max-microvolt = <0xe1d48>;
|
|
phandle = <0xd6>;
|
|
};
|
|
|
|
s2mpb02-ldo5 {
|
|
regulator-name = "s2mpb02-l5";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0x1c6>;
|
|
};
|
|
|
|
s2mpb02-ldo6 {
|
|
regulator-name = "s2mpb02-l6";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0xc7>;
|
|
};
|
|
|
|
s2mpb02-ldo7 {
|
|
regulator-name = "s2mpb02-l7";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0xb6>;
|
|
};
|
|
|
|
s2mpb02-ldo8 {
|
|
regulator-name = "s2mpb02-l8";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0xb5>;
|
|
};
|
|
|
|
s2mpb02-ldo9 {
|
|
regulator-name = "s2mpb02-l9";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0xf9>;
|
|
};
|
|
|
|
s2mpb02-ldo10 {
|
|
regulator-name = "s2mpb02-l10";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0x122>;
|
|
};
|
|
|
|
s2mpb02-ldo11 {
|
|
regulator-name = "s2mpb02-l11";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
phandle = <0x11f>;
|
|
};
|
|
|
|
s2mpb02-ldo12 {
|
|
regulator-name = "s2mpb02-l12";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
phandle = <0x121>;
|
|
};
|
|
|
|
s2mpb02-ldo13 {
|
|
regulator-name = "s2mpb02-l13";
|
|
regulator-min-microvolt = <0x2ab980>;
|
|
regulator-max-microvolt = <0x2ab980>;
|
|
phandle = <0xc6>;
|
|
};
|
|
|
|
s2mpb02-ldo14 {
|
|
regulator-name = "s2mpb02-l14";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
phandle = <0x124>;
|
|
};
|
|
|
|
s2mpb02-ldo15 {
|
|
regulator-name = "s2mpb02-l15";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
regulator-boot-on;
|
|
phandle = <0x1c7>;
|
|
};
|
|
|
|
s2mpb02-ldo16 {
|
|
regulator-name = "s2mpb02-l16";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
phandle = <0x1c8>;
|
|
};
|
|
|
|
s2mpb02-ldo17 {
|
|
regulator-name = "s2mpb02-l17";
|
|
regulator-min-microvolt = <0x2ab980>;
|
|
regulator-max-microvolt = <0x2ab980>;
|
|
phandle = <0xe0>;
|
|
};
|
|
|
|
s2mpb02-ldo18 {
|
|
regulator-name = "s2mpb02-l18";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
phandle = <0x123>;
|
|
};
|
|
|
|
s2mpb02-buck1 {
|
|
regulator-name = "s2mpb02-b1";
|
|
regulator-min-microvolt = <0xe1d48>;
|
|
regulator-max-microvolt = <0xe1d48>;
|
|
regulator-allowed-modes = <0x01 0x02>;
|
|
phandle = <0xbb>;
|
|
};
|
|
|
|
s2mpb02-buck2 {
|
|
regulator-name = "s2mpb02-b2";
|
|
regulator-min-microvolt = <0xcdfe6>;
|
|
regulator-max-microvolt = <0xcdfe6>;
|
|
regulator-allowed-modes = <0x01 0x02>;
|
|
phandle = <0xf1>;
|
|
};
|
|
|
|
s2mpb02-bb {
|
|
regulator-name = "s2mpb02-bb";
|
|
regulator-min-microvolt = <0x3567e0>;
|
|
regulator-max-microvolt = <0x3567e0>;
|
|
regulator-always-on;
|
|
regulator-allowed-modes = <0x01 0x02>;
|
|
phandle = <0x1c9>;
|
|
};
|
|
};
|
|
|
|
torch {
|
|
status = "ok";
|
|
|
|
s2mpb02-leds1 {
|
|
ledname = "leds-sec1";
|
|
id = <0x00>;
|
|
brightness = <0x0a>;
|
|
timeout = <0x07>;
|
|
default-trigger = "flash_trigger";
|
|
phandle = <0x115>;
|
|
};
|
|
|
|
s2mpb02-leds2 {
|
|
ledname = "torch-sec1";
|
|
id = <0x01>;
|
|
brightness = <0x09>;
|
|
timeout = <0x0f>;
|
|
default-trigger = "torch_trigger";
|
|
phandle = <0x116>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c@52 {
|
|
cell-index = <0x34>;
|
|
compatible = "i2c-gpio";
|
|
gpios = <0xffffffff 0xd0 0x00 0xffffffff 0xd1 0x00>;
|
|
#i2c-gpio,delay-us = <0x02>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x5b 0x5c>;
|
|
status = "okay";
|
|
phandle = <0x1ca>;
|
|
|
|
s2mpb03_pmic@56 {
|
|
compatible = "samsung,s2mpb03pmic";
|
|
reg = <0x56>;
|
|
s2mpb03,wakeup;
|
|
phandle = <0x1cb>;
|
|
|
|
regulators {
|
|
|
|
s2mpb03-ldo1 {
|
|
regulator-name = "CAM0_s2mpb03-l1";
|
|
regulator-min-microvolt = <0xc96a8>;
|
|
regulator-max-microvolt = <0xc96a8>;
|
|
phandle = <0xdf>;
|
|
};
|
|
|
|
s2mpb03-ldo2 {
|
|
regulator-name = "CAM0_s2mpb03-l2";
|
|
regulator-min-microvolt = <0xc96a8>;
|
|
regulator-max-microvolt = <0xc96a8>;
|
|
phandle = <0x1cc>;
|
|
};
|
|
|
|
s2mpb03-ldo3 {
|
|
regulator-name = "CAM0_s2mpb03-l3";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0x120>;
|
|
};
|
|
|
|
s2mpb03-ldo4 {
|
|
regulator-name = "CAM0_s2mpb03-l4";
|
|
regulator-min-microvolt = <0x10c8e0>;
|
|
regulator-max-microvolt = <0x10c8e0>;
|
|
phandle = <0x1cd>;
|
|
};
|
|
|
|
s2mpb03-ldo5 {
|
|
regulator-name = "CAM0_s2mpb03-l5";
|
|
regulator-min-microvolt = <0x2191c0>;
|
|
regulator-max-microvolt = <0x2191c0>;
|
|
phandle = <0xbc>;
|
|
};
|
|
|
|
s2mpb03-ldo6 {
|
|
regulator-name = "CAM0_s2mpb03-l6";
|
|
regulator-min-microvolt = <0x2191c0>;
|
|
regulator-max-microvolt = <0x2191c0>;
|
|
phandle = <0xd7>;
|
|
};
|
|
|
|
s2mpb03-ldo7 {
|
|
regulator-name = "CAM0_s2mpb03-l7";
|
|
regulator-min-microvolt = <0x325aa0>;
|
|
regulator-max-microvolt = <0x325aa0>;
|
|
phandle = <0xed>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
secgpio_dvs {
|
|
compatible = "samsung,secgpio-dvs";
|
|
status = "okay";
|
|
};
|
|
|
|
sec_pm_debug {
|
|
compatible = "samsung,sec-ap-pmic";
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x5d>;
|
|
phandle = <0x1ce>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@38 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_1_sda {
|
|
|
|
gpio_i2c_1_sda_default {
|
|
phandle = <0x59>;
|
|
|
|
mux {
|
|
pins = "gpio206";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio206";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@39 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_1_scl {
|
|
|
|
gpio_i2c_1_scl_default {
|
|
phandle = <0x5a>;
|
|
|
|
mux {
|
|
pins = "gpio207";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio207";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@40 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_2_sda {
|
|
|
|
gpio_i2c_2_sda_default {
|
|
phandle = <0x5b>;
|
|
|
|
mux {
|
|
pins = "gpio208";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio208";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@41 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
gpio_i2c_2_scl {
|
|
|
|
gpio_i2c_2_scl_default {
|
|
phandle = <0x5c>;
|
|
|
|
mux {
|
|
pins = "gpio209";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio209";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@42 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
motor-int {
|
|
phandle = <0x5e>;
|
|
|
|
mux {
|
|
pins = "gpio88";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio88";
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@43 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
motor-rst {
|
|
phandle = <0x5f>;
|
|
|
|
mux {
|
|
pins = "gpio89";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio89";
|
|
drive-strength = <0x02>;
|
|
PIN_DT_FUNC_OUTPUT;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@44 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "okay";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
cs40l26a@40 {
|
|
reg = <0x40>;
|
|
#sound-dai-cells = <0x01>;
|
|
compatible = "cirrus,cs40l26a";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x5e 0x5f>;
|
|
irq-gpio = <0xffffffff 0x58 0x00>;
|
|
reset-gpios = <0xffffffff 0x59 0x01>;
|
|
cirrus,fw-defer;
|
|
cirrus,pm-active-timeout-ms = <0x00>;
|
|
cirrus,no-wait-ram-indices = <0x0a 0x29 0x32 0x3c 0x3d>;
|
|
cirrus,asp-gain-scale-pct = <0x4c>;
|
|
cirrus,ng-enable;
|
|
cirrus,ng-thld = <0x00>;
|
|
cirrus,ng-delay = <0x00>;
|
|
cirrus,aux-ng-enable;
|
|
cirrus,aux-ng-thld = <0x00>;
|
|
cirrus,aux-ng-delay = <0x02>;
|
|
samsung,owt-lib-compat-version = "1.0.0";
|
|
samsung,ap_chipset = "qcom";
|
|
samsung,f0-tracking;
|
|
samsung,f0-tracking-offset = <0x00>;
|
|
cirrus,dbc-enable;
|
|
cirrus,dbc-env-rel-coef = <0x7fb43c>;
|
|
cirrus,dbc-rise-headroom = <0xb7278>;
|
|
cirrus,dbc-fall-headroom = <0xb7278>;
|
|
cirrus,dbc-tx-lvl-thresh-fs = <0x1c09c0>;
|
|
cirrus,dbc-tx-lvl-hold-off-ms = <0x00>;
|
|
phandle = <0x1cf>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@45 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
detect_conn_setting {
|
|
phandle = <0x06>;
|
|
|
|
mux {
|
|
pins = "gpio165";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio165";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
input-enable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@46 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x124f80>;
|
|
regulator-max-microvolt = <0x124f80>;
|
|
};
|
|
};
|
|
|
|
fragment@47 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
hall_irq {
|
|
phandle = <0x07>;
|
|
|
|
mux {
|
|
pins = "gpio98";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio98";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@48 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
flicker_test {
|
|
status = "okay";
|
|
flicker_test,torch-gpio = <0xffffffff 0xb7 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@49 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x124f80>;
|
|
regulator-max-microvolt = <0x124f80>;
|
|
};
|
|
};
|
|
|
|
fragment@50 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "okay";
|
|
|
|
pca9481@57 {
|
|
compatible = "nxp,pca9481";
|
|
reg = <0x57>;
|
|
pca9481,input-current-limit = <0x2dc6c0>;
|
|
pca9481,charging-current = <0x5b8d80>;
|
|
pca9481,input-itopoff = <0x61a80>;
|
|
pca9481,sense-resistance = <0x02>;
|
|
pca9481,sense-config = <0x00>;
|
|
pca9481,switching-frequency = <0x3e8>;
|
|
pca9481,ntc0-threshold = <0x10eff0>;
|
|
pca9481,ntc1-threshold = <0x78d98>;
|
|
pca9481,ntc-en = <0x00>;
|
|
pca9481,chg-mode = <0x01>;
|
|
pca9481,cv-polling = <0x7d0>;
|
|
pca9481,step1-cv = <0x401640>;
|
|
pca9481,fpdo_dc_input-itopoff = <0x19f0a0>;
|
|
pca9481,fpdo_dc_vnow-topoff = <0x414ec0>;
|
|
nxp,switching-frequency-low = <0x3e8>;
|
|
phandle = <0x1d0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@51 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
};
|
|
};
|
|
|
|
fragment@52 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
if_pmic_irq {
|
|
phandle = <0x60>;
|
|
|
|
mux {
|
|
pins = "gpio137";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio137";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@53 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
status = "okay";
|
|
|
|
max77775@66 {
|
|
status = "okay";
|
|
compatible = "maxim,max77775";
|
|
reg = <0x66>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x60>;
|
|
max77775,irq-gpio = <0xffffffff 0x89 0x01>;
|
|
max77775,rev = <0x01>;
|
|
max77775,fw_product_id = <0x01>;
|
|
max77775,extra_fw_enable = <0x01>;
|
|
max77775,support-audio;
|
|
max77775,bc1p2_retry_count = <0x02>;
|
|
max77775,snkcap_data = [04 2c 91 01 36 c8 d0 02 00 c8 90 41 8b 2e 21 dc c0];
|
|
phandle = <0x1d1>;
|
|
|
|
max77775_pdic {
|
|
status = "okay";
|
|
compatible = "maxim,max77775_pdic";
|
|
support_pd_role_swap;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@54 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ldo_gpio0 {
|
|
phandle = <0x08>;
|
|
|
|
mux {
|
|
pins = "gpio62";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio62";
|
|
output-high;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@55 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
als_rear_mclk {
|
|
|
|
als_rear_mclk_active {
|
|
phandle = <0x1d2>;
|
|
|
|
mux {
|
|
pins = "gpio106";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio106";
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
als_rear_mclk_suspend {
|
|
phandle = <0x1d3>;
|
|
|
|
mux {
|
|
pins = "gpio106";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio106";
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@56 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "okay";
|
|
clock-frequency = <0xf4240>;
|
|
|
|
stk@47 {
|
|
status = "okay";
|
|
compatible = "stk,stk6d2x";
|
|
reg = <0x47>;
|
|
pinctrl-names = "default", "sleep", "active";
|
|
stk,als_scale = <0x3e8>;
|
|
vdd_1p8-supply = <0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@57 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
epen-int-active {
|
|
phandle = <0x61>;
|
|
|
|
mux {
|
|
pins = "gpio181";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio181";
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@58 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
epen-pdct-active {
|
|
phandle = <0x62>;
|
|
|
|
mux {
|
|
pins = "gpio63";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio63";
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@59 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
|
|
wacom@56 {
|
|
status = "okay";
|
|
compatible = "wacom,wez02";
|
|
reg = <0x56>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x61 0x62>;
|
|
not_support_io_ldo;
|
|
sec,avdd_name = "wacom_avdd";
|
|
wacom_avdd-supply = <0x63>;
|
|
sec,regulator_boot_on;
|
|
sec,irq_gpio = <0xffffffff 0xb5 0x00>;
|
|
wacom,fwe-gpio = <0xffffffff 0x5b 0x00>;
|
|
wacom,pdct-gpio = <0xffffffff 0x3f 0x00>;
|
|
wacom,boot_addr = <0x09>;
|
|
wacom,max_pressure = <0xfff>;
|
|
wacom,max_tilt = <0x3f 0x3f>;
|
|
wacom,max_height = <0xff>;
|
|
sec,area-size = <0x00 0x00 0x00>;
|
|
wacom,bringup = <0x00>;
|
|
sec,enable_sysinput_enabled;
|
|
chip_on_board;
|
|
sec,max_coords = <0x1c93 0x3d47>;
|
|
wacom,fw_separate_by_camera = <0x01>;
|
|
wacom,fw_default_idx = <0x00>;
|
|
sec,firmware_name = "wez02_e3_c0.bin", "wez02_e3_c1.bin", "wez02_e3_c2.bin", "wez02_e3_c3.bin";
|
|
wacom,module_ver = <0x02>;
|
|
wacom,support_aop_mode = "1";
|
|
wacom,support_garage_open_test = <0x01>;
|
|
phandle = <0x1d4>;
|
|
|
|
wacom_elec0 {
|
|
spec_ver = <0x01 0x00>;
|
|
max_channel = <0x19 0x0c>;
|
|
shift_value = <0x04>;
|
|
xx_ref = <0x00 0x1261 0x00 0x125a 0x00 0xaa3 0x00 0xaa5 0x00 0xbf0 0x00 0xbf1 0x00 0xbb8 0x00 0xb6a 0x00 0xb28 0x00 0xb34 0x00 0xb33 0x00 0xb1f 0x00 0xb3d 0x00 0xb3c 0x00 0xadd 0x00 0xa70 0x00 0xa27 0x00 0xa0f 0x00 0x9c5 0x00 0x98e 0x00 0x93d 0x00 0x943 0x00 0x997 0x00 0xfb0 0x00 0xfb3>;
|
|
xy_ref = <0x00 0x363 0x00 0x480 0x00 0x33e 0x00 0x2c5 0x00 0x28d 0x00 0x268 0x00 0x268 0x00 0x270 0x00 0x280 0x00 0x289 0x00 0x296 0x00 0x2a0 0x00 0x298 0x00 0x27a 0x00 0x27a 0x00 0x279 0x00 0x26f 0x00 0x274 0x00 0x271 0x00 0x2e6 0x00 0x290 0x00 0x2d6 0x00 0x2ec 0x00 0x46c 0x00 0x348>;
|
|
yx_ref = <0x00 0x374 0x00 0x44e 0x00 0x360 0x00 0x275 0x00 0x2ab 0x00 0x2a7 0x00 0x2f3 0x00 0x2c1 0x00 0x2f8 0x00 0x372 0x00 0x494 0x00 0x35e>;
|
|
yy_ref = <0x00 0x1c1b 0x00 0x1c0b 0x00 0x1151 0x00 0x1088 0x00 0x1173 0x00 0x119e 0x00 0x1111 0x00 0x1174 0x00 0x11a0 0x00 0x1114 0x00 0x1d28 0x00 0x1d3a>;
|
|
xx_spec = <0x00 0x19bc 0x00 0x19b2 0x00 0xee5 0x00 0xee7 0x00 0x10b7 0x00 0x10b8 0x00 0x1068 0x00 0xffb 0x00 0xf9f 0x00 0xfaf 0x00 0xfae 0x00 0xf92 0x00 0xfbc 0x00 0xfba 0x00 0xf36 0x00 0xe9d 0x00 0xe37 0x00 0xe16 0x00 0xdad 0x00 0xd61 0x00 0xcf0 0x00 0xcf8 0x00 0xd6e 0x00 0x15f6 0x00 0x15fb>;
|
|
xy_spec = <0x00 0x4be 0x00 0x64c 0x00 0x48a 0x00 0x3e1 0x00 0x393 0x00 0x35e 0x00 0x35e 0x00 0x36a 0x00 0x380 0x00 0x38c 0x00 0x39e 0x00 0x3ad 0x00 0x3a1 0x00 0x378 0x00 0x377 0x00 0x376 0x00 0x368 0x00 0x370 0x00 0x36b 0x00 0x40f 0x00 0x397 0x00 0x3f9 0x00 0x417 0x00 0x631 0x00 0x499>;
|
|
yx_spec = <0x00 0x4d6 0x00 0x607 0x00 0x4ba 0x00 0x370 0x00 0x3bd 0x00 0x3b6 0x00 0x421 0x00 0x3dc 0x00 0x429 0x00 0x4d4 0x00 0x669 0x00 0x4b7>;
|
|
yy_spec = <0x00 0x275a 0x00 0x2743 0x00 0x183e 0x00 0x1725 0x00 0x186e 0x00 0x18aa 0x00 0x17e5 0x00 0x1870 0x00 0x18ad 0x00 0x17e8 0x00 0x28d1 0x00 0x28ea>;
|
|
rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
drxx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
xy_ref_edg = <0x00 0x2e9 0x00 0x3e7 0x00 0x2c3 0x00 0x28e 0x00 0x202 0x00 0x207 0x00 0x224 0x00 0x23b 0x00 0x276 0x00 0x26d 0x00 0x26e 0x00 0x26c 0x00 0x26b 0x00 0x26b 0x00 0x26b 0x00 0x26a 0x00 0x265 0x00 0x268 0x00 0x24f 0x00 0x27e 0x00 0x27f 0x00 0x2b4 0x00 0x2df 0x00 0x439 0x00 0x331>;
|
|
yx_ref_edg = <0x00 0x302 0x00 0x3f1 0x00 0x2dd 0x00 0x219 0x00 0x23b 0x00 0x260 0x00 0x25c 0x00 0x29f 0x00 0x2e2 0x00 0x344 0x00 0x47e 0x00 0x343>;
|
|
xx_spec_self = <0x00 0x61a8 0x00 0x59d8 0x00 0x55f0 0x00 0x5dc0 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x5dc0 0x00 0x59d8 0x00 0x59d8 0x00 0x59d8 0x00 0x55f0 0x00 0x55f0 0x00 0x55f0 0x00 0x55f0 0x00 0x5208 0x00 0x5208 0x00 0x5208 0x00 0x5208 0x00 0x5208 0x00 0x4e20 0x00 0x4e20 0x00 0x4a38 0x00 0x4e20>;
|
|
yy_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
};
|
|
|
|
wacom_elec1 {
|
|
spec_ver = <0x03 0x01>;
|
|
max_channel = <0x19 0x0c>;
|
|
shift_value = <0x04>;
|
|
xx_ref = <0x00 0x1b0b 0x00 0x1b03 0x00 0x1334 0x00 0x132b 0x00 0x13c5 0x00 0x13c5 0x00 0x134e 0x00 0x129c 0x00 0x1197 0x00 0x1197 0x00 0x1116 0x00 0x102f 0x00 0x1107 0x00 0x1139 0x00 0x1138 0x00 0x1127 0x00 0x1128 0x00 0x1134 0x00 0x1133 0x00 0x10fa 0x00 0x1110 0x00 0x1110 0x00 0x1191 0x00 0x17af 0x00 0x17b2>;
|
|
xy_ref = <0x00 0x4b6 0x00 0x53e 0x00 0x3f6 0x00 0x3ac 0x00 0x34a 0x00 0x37c 0x00 0x400 0x00 0x32c 0x00 0x245 0x00 0x2cb 0x00 0x2f6 0x00 0x308 0x00 0x335 0x00 0x363 0x00 0x392 0x00 0x3c9 0x00 0x40f 0x00 0x46a 0x00 0x4e4 0x00 0x4c2 0x00 0x451 0x00 0x466 0x00 0x44b 0x00 0x5c0 0x00 0x4e5>;
|
|
yx_ref = <0x00 0x3e4 0x00 0x55c 0x00 0x4c8 0x00 0x478 0x00 0x4a3 0x00 0x51d 0x00 0x54b 0x00 0x4c8 0x00 0x4a7 0x00 0x4d5 0x00 0x5e4 0x00 0x473>;
|
|
yy_ref = <0x00 0x20b1 0x00 0x20a0 0x00 0x158e 0x00 0x13a2 0x00 0x1493 0x00 0x1494 0x00 0x1599 0x00 0x15c0 0x00 0x15c1 0x00 0x17ae 0x00 0x234c 0x00 0x2360>;
|
|
xx_spec = <0x00 0x2074 0x00 0x206a 0x00 0x170b 0x00 0x1701 0x00 0x17b9 0x00 0x17ba 0x00 0x172b 0x00 0x1655 0x00 0x151c 0x00 0x151b 0x00 0x1481 0x00 0x136c 0x00 0x146f 0x00 0x14aa 0x00 0x14aa 0x00 0x1496 0x00 0x1497 0x00 0x14a4 0x00 0x14a3 0x00 0x1460 0x00 0x1479 0x00 0x147a 0x00 0x1514 0x00 0x1c6b 0x00 0x1c6f>;
|
|
xy_spec = <0x00 0x5a8 0x00 0x64a 0x00 0x4c1 0x00 0x467 0x00 0x3f3 0x00 0x42f 0x00 0x4cd 0x00 0x3cf 0x00 0x2b9 0x00 0x35a 0x00 0x38e 0x00 0x3a3 0x00 0x3da 0x00 0x411 0x00 0x449 0x00 0x48b 0x00 0x4df 0x00 0x54c 0x00 0x5de 0x00 0x5b6 0x00 0x52e 0x00 0x547 0x00 0x527 0x00 0x6e7 0x00 0x5df>;
|
|
yx_spec = <0x00 0x4ac 0x00 0x66e 0x00 0x5bd 0x00 0x55c 0x00 0x590 0x00 0x623 0x00 0x65a 0x00 0x5bd 0x00 0x596 0x00 0x5cd 0x00 0x712 0x00 0x557>;
|
|
yy_spec = <0x00 0x273a 0x00 0x2726 0x00 0x19de 0x00 0x178f 0x00 0x18b0 0x00 0x18b2 0x00 0x19eb 0x00 0x1a1a 0x00 0x1a1b 0x00 0x1c6b 0x00 0x2a5b 0x00 0x2a74>;
|
|
rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
drxx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
xy_ref_edg = <0x00 0x3cc 0x00 0x4f5 0x00 0x397 0x00 0x309 0x00 0x2cc 0x00 0x290 0x00 0x25f 0x00 0x215 0x00 0x17f 0x00 0x22e 0x00 0x27e 0x00 0x2ae 0x00 0x31e 0x00 0x305 0x00 0x2fd 0x00 0x2ff 0x00 0x304 0x00 0x30e 0x00 0x316 0x00 0x321 0x00 0x32d 0x00 0x377 0x00 0x3d1 0x00 0x527 0x00 0x3d7>;
|
|
yx_ref_edg = <0x00 0x3c2 0x00 0x543 0x00 0x406 0x00 0x39b 0x00 0x3ac 0x00 0x39b 0x00 0x354 0x00 0x363 0x00 0x380 0x00 0x3e6 0x00 0x50c 0x00 0x3b1>;
|
|
xx_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
yy_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
};
|
|
|
|
wacom_elec2 {
|
|
spec_ver = <0x00 0x00>;
|
|
max_channel = <0x19 0x0c>;
|
|
shift_value = <0x04>;
|
|
xx_ref = <0x00 0x375 0x00 0x376 0x00 0x271 0x00 0x271 0x00 0x28d 0x00 0x28d 0x00 0x278 0x00 0x26b 0x00 0x257 0x00 0x256 0x00 0x251 0x00 0x23f 0x00 0x253 0x00 0x253 0x00 0x24b 0x00 0x248 0x00 0x23e 0x00 0x23d 0x00 0x237 0x00 0x22a 0x00 0x217 0x00 0x21c 0x00 0x226 0x00 0x32e 0x00 0x32d>;
|
|
xy_ref = <0x00 0x8d 0x00 0xc0 0x00 0x85 0x00 0x78 0x00 0x78 0x00 0x6e 0x00 0x6f 0x00 0x70 0x00 0x76 0x00 0x78 0x00 0x79 0x00 0x7b 0x00 0x7a 0x00 0x75 0x00 0x73 0x00 0x73 0x00 0x72 0x00 0x72 0x00 0x72 0x00 0x81 0x00 0x74 0x00 0x80 0x00 0x85 0x00 0xc2 0x00 0x91>;
|
|
yx_ref = <0x00 0x8f 0x00 0xc0 0x00 0x93 0x00 0x7e 0x00 0x7b 0x00 0x7f 0x00 0x77 0x00 0x75 0x00 0x7a 0x00 0x88 0x00 0xbe 0x00 0x90>;
|
|
yy_ref = <0x00 0x57c 0x00 0x581 0x00 0x319 0x00 0x2c8 0x00 0x2f7 0x00 0x2f7 0x00 0x2c8 0x00 0x2f2 0x00 0x2f2 0x00 0x322 0x00 0x56b 0x00 0x567>;
|
|
xx_spec = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
xy_spec = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
yx_spec = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
yy_spec = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
drxx_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
drxy_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryx_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryy_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
xy_ref_edg = <0x00 0x89 0x00 0xbd 0x00 0x83 0x00 0x74 0x00 0x65 0x00 0x66 0x00 0x69 0x00 0x6c 0x00 0x74 0x00 0x70 0x00 0x70 0x00 0x70 0x00 0x71 0x00 0x71 0x00 0x70 0x00 0x70 0x00 0x70 0x00 0x70 0x00 0x6b 0x00 0x72 0x00 0x71 0x00 0x79 0x00 0x7d 0x00 0xbf 0x00 0x8f>;
|
|
yx_ref_edg = <0x00 0x8d 0x00 0xbd 0x00 0x88 0x00 0x7a 0x00 0x76 0x00 0x72 0x00 0x6f 0x00 0x72 0x00 0x76 0x00 0x85 0x00 0xbc 0x00 0x8b>;
|
|
xx_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
yy_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
};
|
|
|
|
wacom_elec3 {
|
|
spec_ver = <0x05 0x01>;
|
|
max_channel = <0x19 0x0c>;
|
|
shift_value = <0x04>;
|
|
xx_ref = <0x00 0x1bfd 0x00 0x1bf8 0x00 0x13e8 0x00 0x13c4 0x00 0x149e 0x00 0x14a2 0x00 0x13ea 0x00 0x1363 0x00 0x1237 0x00 0x1231 0x00 0x11a2 0x00 0x10b8 0x00 0x11a5 0x00 0x11d3 0x00 0x11d8 0x00 0x11ce 0x00 0x11d3 0x00 0x11eb 0x00 0x11ef 0x00 0x11ab 0x00 0x11a5 0x00 0x11a8 0x00 0x1227 0x00 0x18d6 0x00 0x18db>;
|
|
xy_ref = <0x00 0x4e5 0x00 0x5a4 0x00 0x452 0x00 0x409 0x00 0x3ae 0x00 0x3df 0x00 0x45d 0x00 0x3b2 0x00 0x283 0x00 0x308 0x00 0x338 0x00 0x34d 0x00 0x398 0x00 0x3c9 0x00 0x3fc 0x00 0x431 0x00 0x47c 0x00 0x4ed 0x00 0x554 0x00 0x52d 0x00 0x495 0x00 0x4bc 0x00 0x495 0x00 0x606 0x00 0x51a>;
|
|
yx_ref = <0x00 0x42b 0x00 0x5ad 0x00 0x4ec 0x00 0x483 0x00 0x4b8 0x00 0x534 0x00 0x562 0x00 0x4e2 0x00 0x4c6 0x00 0x4fb 0x00 0x61a 0x00 0x4fe>;
|
|
yy_ref = <0x00 0x244d 0x00 0x2439 0x00 0x164d 0x00 0x13ad 0x00 0x1527 0x00 0x152a 0x00 0x156d 0x00 0x1643 0x00 0x1642 0x00 0x1874 0x00 0x26bf 0x00 0x26db>;
|
|
xx_spec = <0x00 0x2196 0x00 0x2190 0x00 0x17e3 0x00 0x17b8 0x00 0x18be 0x00 0x18c2 0x00 0x17e5 0x00 0x1743 0x00 0x15dc 0x00 0x15d5 0x00 0x1529 0x00 0x1410 0x00 0x152d 0x00 0x1563 0x00 0x156a 0x00 0x155e 0x00 0x1564 0x00 0x1581 0x00 0x1585 0x00 0x1534 0x00 0x152d 0x00 0x1530 0x00 0x15c9 0x00 0x1dce 0x00 0x1dd3>;
|
|
xy_spec = <0x00 0x5df 0x00 0x6c5 0x00 0x530 0x00 0x4d8 0x00 0x46a 0x00 0x4a5 0x00 0x53d 0x00 0x46f 0x00 0x304 0x00 0x3a3 0x00 0x3dd 0x00 0x3f6 0x00 0x450 0x00 0x48b 0x00 0x4c8 0x00 0x508 0x00 0x562 0x00 0x5e9 0x00 0x665 0x00 0x636 0x00 0x580 0x00 0x5af 0x00 0x57f 0x00 0x73a 0x00 0x620>;
|
|
yx_spec = <0x00 0x501 0x00 0x6cf 0x00 0x5e8 0x00 0x56a 0x00 0x5aa 0x00 0x63e 0x00 0x676 0x00 0x5dc 0x00 0x5ba 0x00 0x5fa 0x00 0x752 0x00 0x5fe>;
|
|
yy_spec = <0x00 0x2b90 0x00 0x2b78 0x00 0x1ac3 0x00 0x179c 0x00 0x1963 0x00 0x1966 0x00 0x19b6 0x00 0x1ab7 0x00 0x1ab6 0x00 0x1d58 0x00 0x2e7e 0x00 0x2ea0>;
|
|
rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
|
|
drxx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryx_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
dryy_spec = <0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0 0x00 0x7d0>;
|
|
drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
|
|
xy_ref_edg = <0x00 0x3e6 0x00 0x50d 0x00 0x3b5 0x00 0x33d 0x00 0x30e 0x00 0x2e4 0x00 0x2b8 0x00 0x26c 0x00 0x1c9 0x00 0x27f 0x00 0x2db 0x00 0x311 0x00 0x35d 0x00 0x342 0x00 0x33b 0x00 0x343 0x00 0x34e 0x00 0x35e 0x00 0x36d 0x00 0x36e 0x00 0x369 0x00 0x3a6 0x00 0x3ff 0x00 0x560 0x00 0x40d>;
|
|
yx_ref_edg = <0x00 0x408 0x00 0x56f 0x00 0x426 0x00 0x3b8 0x00 0x3c1 0x00 0x3a8 0x00 0x365 0x00 0x36c 0x00 0x37a 0x00 0x3e2 0x00 0x517 0x00 0x3c4>;
|
|
xx_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
yy_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@60 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
btp_ipc_default {
|
|
phandle = <0x64>;
|
|
|
|
mux {
|
|
pins = "gpio92";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio92";
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@61 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
btp_wuhb_default {
|
|
phandle = <0x65>;
|
|
|
|
mux {
|
|
pins = "gpio90";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio90";
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@62 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-name = "VDD_BTP_1P8";
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b9e50>;
|
|
};
|
|
};
|
|
|
|
fragment@63 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-name = "VDD_BTP_3P0";
|
|
regulator-min-microvolt = <0x2dc6c0>;
|
|
regulator-max-microvolt = <0x2dedd0>;
|
|
};
|
|
};
|
|
|
|
fragment@64 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,qfs4008 {
|
|
compatible = "qcom,qfs4008";
|
|
qcom,ipc-gpio = <0xffffffff 0x5c 0x00>;
|
|
qcom,wuhb-gpio = <0xffffffff 0x5a 0x00>;
|
|
qcom,btp-regulator-1p8 = "VDD_BTP_1P8";
|
|
qcom,btp-regulator-3p0 = "VDD_BTP_3P0";
|
|
qcom,position = "32.48,0.00,7.50,8.25,14.80,14.80,13.00,13.00,5.00";
|
|
qcom,modelinfo = "S92X";
|
|
qcom,min_cpufreq_limit = <0x211b00>;
|
|
qcom,chipid = "QFS4008";
|
|
pinctrl-names = "default", "pins_poweron", "pins_poweroff";
|
|
pinctrl-0 = <0x64 0x65>;
|
|
pinctrl-1 = <0x64>;
|
|
pinctrl-2 = <0x64>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@65 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
snvm_i2c_sda_active {
|
|
phandle = <0x66>;
|
|
|
|
mux {
|
|
pins = "gpio52";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio52";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
snvm_i2c_scl_active {
|
|
phandle = <0x67>;
|
|
|
|
mux {
|
|
pins = "gpio53";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio53";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
snvm_i2c_sda_sleep {
|
|
phandle = <0x68>;
|
|
|
|
mux {
|
|
pins = "gpio52";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio52";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
snvm_i2c_scl_sleep {
|
|
phandle = <0x69>;
|
|
|
|
mux {
|
|
pins = "gpio53";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio53";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@66 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,clk-freq-out = <0x61a80>;
|
|
status = "okay";
|
|
pinctrl-0 = <0x66 0x67>;
|
|
pinctrl-1 = <0x68 0x69>;
|
|
|
|
k250a@23 {
|
|
compatible = "sec_k250a";
|
|
1p8_pvdd-supply = <0xffffffff>;
|
|
reg = <0x23>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@67 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
s2dos05_irq {
|
|
phandle = <0x58>;
|
|
|
|
mux {
|
|
pins = "gpio176";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio176";
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@68 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nu_irq_default {
|
|
phandle = <0x6a>;
|
|
|
|
mux {
|
|
pins = "gpio84";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio84";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@69 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nu_en_default {
|
|
phandle = <0x6c>;
|
|
|
|
mux {
|
|
pins = "gpio82";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio82";
|
|
output-low;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@70 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nu_ping_nen_default {
|
|
phandle = <0x6e>;
|
|
|
|
mux {
|
|
pins = "gpio180";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio180";
|
|
output-high;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@71 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nu_pdet_b_default {
|
|
phandle = <0x6f>;
|
|
|
|
mux {
|
|
pins = "gpio55";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio55";
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@72 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
status = "okay";
|
|
clock-frequency = <0x186a0>;
|
|
|
|
nu1668-charger@41 {
|
|
compatible = "nuvolta,nu1668-charger";
|
|
reg = <0x41>;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x6a 0x6b 0x6c 0x6d 0x6e 0x6f>;
|
|
battery,wpc_int = <0xffffffff 0x54 0x01>;
|
|
battery,wpc_det = <0x35 0x09 0x00>;
|
|
battery,wpc_ping_nen = <0xffffffff 0xb4 0x01>;
|
|
battery,wpc_pdet_b = <0xffffffff 0x37 0x01>;
|
|
battery,wpc_en = <0xffffffff 0x52 0x00>;
|
|
battery,wpc_pdrc = <0x70 0x06 0x01>;
|
|
battery,charger_name = "max77775-charger";
|
|
battery,fuelgauge_name = "max77775-fuelgauge";
|
|
battery,wireless_charger_name = "nu1668-charger";
|
|
battery,wc_cover_rpp = <0x44>;
|
|
battery,phone_fod_threshold = <0x3b>;
|
|
battery,wireless20_vout_list = <0x07 0x0a 0x0a 0x0a 0x0a 0x0a>;
|
|
battery,wireless20_vrect_list = <0x0a 0x0b 0x0b 0x0b 0x0b 0x0b>;
|
|
battery,wireless20_max_power_list = <0xb71b00 0xe4e1c0 0xe4e1c0 0xe4e1c0 0xe4e1c0 0xe4e1c0>;
|
|
battery,buds_fod_ta_thresh = <0x898>;
|
|
battery,wpc_vout_ctrl_full = <0x0d>;
|
|
battery,mis_align_guide;
|
|
battery,mis_align_target_vout = <0x1388>;
|
|
battery,enable_qfod_param;
|
|
battery,mpp_epp_vout = <0x0a>;
|
|
battery,pdrc_vrect_clear;
|
|
battery,unknown_cmb_ctrl;
|
|
battery,default_clamp_volt;
|
|
battery,cep_timeout_xac = <0x384>;
|
|
phandle = <0x1d5>;
|
|
|
|
fod_list {
|
|
count = <0x01>;
|
|
epp_ref_qf = <0x26>;
|
|
epp_ref_rf = <0x6c>;
|
|
bpp_vout = <0x157c>;
|
|
|
|
pad_0x00 {
|
|
|
|
bpp {
|
|
flag = <0x111>;
|
|
cc = <0x28 0x3c 0x28 0x31 0x3c 0x30 0x3c 0x1d 0x3c 0x1e 0x3c 0x46 0x32 0x6b 0x32 0x7b 0x32 0x40 0x32 0x40>;
|
|
full = <0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f>;
|
|
cv = <0x28 0x5a 0x28 0x4f 0x3c 0x4e 0x3c 0x3b 0x3c 0x3c 0x3c 0x64 0x32 0x7f 0x32 0x7f 0x32 0x5e 0x32 0x5e>;
|
|
};
|
|
|
|
ppde {
|
|
flag = <0x666>;
|
|
};
|
|
|
|
epp {
|
|
flag = <0x611>;
|
|
cc = <0x3c 0x64 0x3c 0x61 0x3c 0x61 0x3c 0x50 0x3c 0x50 0x3c 0x48 0x3c 0x48 0x3c 0x42 0x3c 0x42 0x3c 0x42>;
|
|
cv = <0x3c 0x7f 0x3c 0x7f 0x3c 0x7f 0x3c 0x6e 0x3c 0x6e 0x3c 0x66 0x3c 0x66 0x3c 0x60 0x3c 0x60 0x3c 0x60>;
|
|
};
|
|
|
|
mpp {
|
|
flag = <0x666>;
|
|
};
|
|
};
|
|
};
|
|
|
|
qfod_list {
|
|
number = <0x01>;
|
|
|
|
rx_0x00 {
|
|
sspth_value = <0x4a>;
|
|
qbase_value = <0x6a4>;
|
|
qfod_th0 = <0x33>;
|
|
qfod_th1 = <0x74>;
|
|
qfod_th2 = <0x33>;
|
|
qfod_th3 = <0x75>;
|
|
qfod_tws_th3 = <0x258>;
|
|
qfod_phone_th4 = <0x44c>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@73 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nfc_i2c_sda_active {
|
|
phandle = <0x71>;
|
|
|
|
mux {
|
|
pins = "gpio32";
|
|
function = "qup0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio32";
|
|
drive-strength = <0x02>;
|
|
none;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
nfc_i2c_scl_active {
|
|
phandle = <0x72>;
|
|
|
|
mux {
|
|
pins = "gpio33";
|
|
function = "qup0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio33";
|
|
drive-strength = <0x02>;
|
|
none;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
nfc_i2c_sda_sleep {
|
|
phandle = <0x73>;
|
|
|
|
mux {
|
|
pins = "gpio32";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio32";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
nfc_i2c_scl_sleep {
|
|
phandle = <0x74>;
|
|
|
|
mux {
|
|
pins = "gpio33";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio33";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@74 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0x61a80>;
|
|
pinctrl-0 = <0x71 0x72>;
|
|
pinctrl-1 = <0x73 0x74>;
|
|
|
|
pn547@28 {
|
|
status = "ok";
|
|
compatible = "pn547";
|
|
reg = <0x28>;
|
|
pn547,irq-gpio = <0xffffffff 0x4d 0x00>;
|
|
pn547,ven-gpio = <0xffffffff 0x22 0x00>;
|
|
pn547,clk_req-gpio = <0xffffffff 0x23 0x00>;
|
|
pn547,ap_vendor = "qct";
|
|
pn547,clk_req_wake;
|
|
nfc_pvdd-supply = <0xffffffff>;
|
|
pn547,disable_clk_irq_during_wakeup;
|
|
phandle = <0x81>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@75 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
nfc_platform {
|
|
status = "ok";
|
|
compatible = "nfc_platform";
|
|
pn547,ven-gpio = <0xffffffff 0x22 0x00>;
|
|
nfc_pvdd-supply = <0xffffffff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@76 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ese_spi_cs_pd_gpio {
|
|
phandle = <0x75>;
|
|
|
|
mux {
|
|
pins = "gpio39";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio39";
|
|
drive-strength = <0x06>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
ese_spi_clk_pd_gpio {
|
|
phandle = <0x76>;
|
|
|
|
mux {
|
|
pins = "gpio38";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio38";
|
|
drive-strength = <0x06>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
ese_spi_mosi_pd_gpio {
|
|
phandle = <0x77>;
|
|
|
|
mux {
|
|
pins = "gpio37";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio37";
|
|
drive-strength = <0x06>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
ese_spi_miso_pd_gpio {
|
|
phandle = <0x78>;
|
|
|
|
mux {
|
|
pins = "gpio36";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio36";
|
|
drive-strength = <0x06>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
ese_spi_cs_pu_gpio {
|
|
phandle = <0x7d>;
|
|
|
|
mux {
|
|
pins = "gpio39";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio39";
|
|
drive-strength = <0x06>;
|
|
output-high;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_clk_pu_gpio {
|
|
phandle = <0x7e>;
|
|
|
|
mux {
|
|
pins = "gpio38";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio38";
|
|
drive-strength = <0x06>;
|
|
output-high;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_mosi_pu_gpio {
|
|
phandle = <0x7f>;
|
|
|
|
mux {
|
|
pins = "gpio37";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio37";
|
|
drive-strength = <0x06>;
|
|
output-high;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_miso_pu_gpio {
|
|
phandle = <0x80>;
|
|
|
|
mux {
|
|
pins = "gpio36";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio36";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_cs_pu_func {
|
|
phandle = <0x79>;
|
|
|
|
mux {
|
|
pins = "gpio39";
|
|
function = "qup1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio39";
|
|
drive-strength = <0x06>;
|
|
none;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_clk_pu_func {
|
|
phandle = <0x7a>;
|
|
|
|
mux {
|
|
pins = "gpio38";
|
|
function = "qup1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio38";
|
|
drive-strength = <0x06>;
|
|
none;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_mosi_pu_func {
|
|
phandle = <0x7b>;
|
|
|
|
mux {
|
|
pins = "gpio37";
|
|
function = "qup1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio37";
|
|
drive-strength = <0x06>;
|
|
none;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
ese_spi_miso_pu_func {
|
|
phandle = <0x7c>;
|
|
|
|
mux {
|
|
pins = "gpio36";
|
|
function = "qup1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio36";
|
|
drive-strength = <0x06>;
|
|
none;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@77 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ese_platform {
|
|
status = "ok";
|
|
compatible = "p61_platform";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@78 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
sec,pinctrl_active;
|
|
sec,pinctrl_skip_sleep;
|
|
pinctrl-names = "default", "sleep", "active", "suspend";
|
|
pinctrl-0 = <0x75 0x76 0x77 0x78>;
|
|
pinctrl-1 = <0x75 0x76 0x77 0x78>;
|
|
pinctrl-2 = <0x79 0x7a 0x7b 0x7c>;
|
|
pinctrl-3 = <0x7d 0x7e 0x7f 0x80>;
|
|
|
|
ese_spi@0 {
|
|
status = "ok";
|
|
compatible = "p61";
|
|
reg = <0x00>;
|
|
spi-max-frequency = <0x1312d00>;
|
|
p61,ap_vendor = "qualcomm";
|
|
nxp,nfcc = <0x81>;
|
|
p61,gpio_coldreset_support;
|
|
p61,gpio-rst = <0xffffffff 0x6b 0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@79 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
uwb_irq {
|
|
phandle = <0x8a>;
|
|
|
|
mux {
|
|
pins = "gpio166";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio166";
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@80 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
uwb_rstn {
|
|
phandle = <0x8b>;
|
|
|
|
mux {
|
|
pins = "gpio186";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio186";
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@81 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
uwb_spi_miso_sleep {
|
|
phandle = <0x87>;
|
|
|
|
mux {
|
|
pins = "gpio20";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio20";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
uwb_spi_mosi_sleep {
|
|
phandle = <0x86>;
|
|
|
|
mux {
|
|
pins = "gpio21";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio21";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
uwb_spi_clk_sleep {
|
|
phandle = <0x88>;
|
|
|
|
mux {
|
|
pins = "gpio22";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio22";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
uwb_spi_cs_sleep {
|
|
phandle = <0x89>;
|
|
|
|
mux {
|
|
pins = "gpio23";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio23";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
uwb_spi_miso_active {
|
|
phandle = <0x83>;
|
|
|
|
mux {
|
|
pins = "gpio20";
|
|
function = "qup2_se5_l0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio20";
|
|
drive-strength = <0x06>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
uwb_spi_mosi_active {
|
|
phandle = <0x82>;
|
|
|
|
mux {
|
|
pins = "gpio21";
|
|
function = "qup2_se5_l1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio21";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
uwb_spi_clk_active {
|
|
phandle = <0x84>;
|
|
|
|
mux {
|
|
pins = "gpio22";
|
|
function = "qup2_se5_l2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio22";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
uwb_spi_cs_active {
|
|
phandle = <0x85>;
|
|
|
|
mux {
|
|
pins = "gpio23";
|
|
function = "qup2_se5_l3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio23";
|
|
drive-strength = <0x06>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@82 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0x82 0x83 0x84 0x85>;
|
|
pinctrl-1 = <0x86 0x87 0x88 0x89>;
|
|
|
|
uwb_spi@0 {
|
|
compatible = "nxp,sr200";
|
|
reg = <0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x8a 0x8b>;
|
|
spi-max-frequency = <0x1312d00>;
|
|
nxp,sr200-irq = <0xffffffff 0xa6 0x00>;
|
|
nxp,sr200-reset = <0xffffffff 0xba 0x00>;
|
|
nxp,vdd-io = "pm_v6c_l2";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@83 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ovp_pwr_flagb_default {
|
|
phandle = <0x04>;
|
|
|
|
mux {
|
|
pins = "gpio54";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio54";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@84 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
tsp_int_active {
|
|
phandle = <0x8c>;
|
|
|
|
mux {
|
|
pins = "gpio162";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio162";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
tsp_int_sleep {
|
|
phandle = <0x8d>;
|
|
|
|
mux {
|
|
pins = "gpio162";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio162";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@85 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
status = "ok";
|
|
qcom,la-vm;
|
|
|
|
touchscreen@0 {
|
|
status = "ok";
|
|
compatible = "stm,stm_ts_spi";
|
|
reg = <0x00>;
|
|
spi-max-frequency = <0x989680>;
|
|
pinctrl-names = "on_state", "off_state";
|
|
pinctrl-0 = <0x8c>;
|
|
pinctrl-1 = <0x8d>;
|
|
tsp_io_ldo-supply = <0x8e>;
|
|
tsp_avdd_ldo-supply = <0x8f>;
|
|
sec,irq_gpio = <0xffffffff 0xa2 0x00>;
|
|
sec,gpio_spi_cs = <0xffffffff 0x33 0x00>;
|
|
sec,project_name = "e3q";
|
|
sec,ss_touch_num = <0x01>;
|
|
sec,tclm_level = <0x01>;
|
|
sec,afe_base = <0x00>;
|
|
sec,area-size = <0x85 0x10a 0x155>;
|
|
sec,max_coords = <0x1000 0x1000>;
|
|
enable_settings_aot;
|
|
support_dex_mode;
|
|
support_mis_calibration_test;
|
|
support_ear_detect_mode;
|
|
support_open_short_test;
|
|
sec,firmware_name = "tsp_stm/fts2ba61y_e3q.bin";
|
|
support_rawdata_map_num = <0x05>;
|
|
sec,enable_sysinput_enabled;
|
|
trusted-touch-mode = "vm_mode";
|
|
touch-environment = "pvm";
|
|
trusted-touch-type = "primary";
|
|
trusted-touch-spi-irq = <0x256>;
|
|
trusted-touch-io-bases = <0xa90000>;
|
|
trusted-touch-io-sizes = <0x1000>;
|
|
sync-reportrate-120;
|
|
support_fod;
|
|
sec,dump_ic_ver = <0x01>;
|
|
support_input_monitor;
|
|
support_gesture_uevent;
|
|
sec,support_rawdata;
|
|
sec,support_rawdata_motion_palm;
|
|
trusted-touch-vm-gpio-list = <0xffffffff 0x30 0x00 0xffffffff 0x31 0x00 0xffffffff 0x32 0x00 0xffffffff 0x33 0x00 0xffffffff 0xa1 0x00 0xffffffff 0xa2 0x2008>;
|
|
phandle = <0x1d6>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@86 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ss_touch {
|
|
compatible = "samsung,ss_touch";
|
|
ss_touch,numbers = <0x01>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@87 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
spi_mosi_tsp_active {
|
|
phandle = <0x90>;
|
|
|
|
mux {
|
|
pins = "gpio49";
|
|
function = "qup1_se4_l1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio49";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_mosi_tsp_sleep {
|
|
phandle = <0x93>;
|
|
|
|
mux {
|
|
pins = "gpio49";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio49";
|
|
drive-strength = <0x06>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_miso_tsp_active {
|
|
phandle = <0x91>;
|
|
|
|
mux {
|
|
pins = "gpio48";
|
|
function = "qup1_se4_l0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio48";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_miso_tsp_sleep {
|
|
phandle = <0x94>;
|
|
|
|
mux {
|
|
pins = "gpio48";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio48";
|
|
drive-strength = <0x06>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_clk_tsp_active {
|
|
phandle = <0x92>;
|
|
|
|
mux {
|
|
pins = "gpio50";
|
|
function = "qup1_se4_l2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio50";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_clk_tsp_sleep {
|
|
phandle = <0x95>;
|
|
|
|
mux {
|
|
pins = "gpio50";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio50";
|
|
drive-strength = <0x06>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@88 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x90 0x91 0x92>;
|
|
pinctrl-1 = <0x93 0x94 0x95>;
|
|
};
|
|
};
|
|
|
|
fragment@89 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@90 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
laf_int_pins {
|
|
phandle = <0x1d7>;
|
|
|
|
laf_int_active {
|
|
phandle = <0x9e>;
|
|
|
|
mux {
|
|
pins = "gpio46";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio46";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
input-enable;
|
|
};
|
|
};
|
|
|
|
laf_int_suspend {
|
|
phandle = <0x9f>;
|
|
|
|
mux {
|
|
pins = "gpio46";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio46";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
input-enable;
|
|
};
|
|
};
|
|
};
|
|
|
|
qupv3_se2_spi_pins {
|
|
phandle = <0x1d8>;
|
|
|
|
spi_laf_miso_active {
|
|
phandle = <0x97>;
|
|
|
|
mux {
|
|
pins = "gpio40";
|
|
function = "qup1_se2_l0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio40";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_laf_mosi_active {
|
|
phandle = <0x96>;
|
|
|
|
mux {
|
|
pins = "gpio41";
|
|
function = "qup1_se2_l1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio41";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_laf_clk_active {
|
|
phandle = <0x98>;
|
|
|
|
mux {
|
|
pins = "gpio42";
|
|
function = "qup1_se2_l2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio42";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_laf_cs_active {
|
|
phandle = <0x99>;
|
|
|
|
mux {
|
|
pins = "gpio43";
|
|
function = "qup1_se2_l3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio43";
|
|
drive-strength = <0x06>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_laf_miso_sleep {
|
|
phandle = <0x9a>;
|
|
|
|
mux {
|
|
pins = "gpio40";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio40";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_laf_mosi_sleep {
|
|
phandle = <0x9b>;
|
|
|
|
mux {
|
|
pins = "gpio41";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio41";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_laf_clk_sleep {
|
|
phandle = <0x9c>;
|
|
|
|
mux {
|
|
pins = "gpio42";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio42";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
spi_laf_cs_sleep {
|
|
phandle = <0x9d>;
|
|
|
|
mux {
|
|
pins = "gpio43";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio43";
|
|
drive-strength = <0x06>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@91 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@92 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0x96 0x97 0x98 0x99>;
|
|
pinctrl-1 = <0x9a 0x9b 0x9c 0x9d>;
|
|
status = "ok";
|
|
spi-cpha;
|
|
spi-cpol;
|
|
vl53l8,pinctrl_vddoff;
|
|
|
|
vl53l8-spi@0 {
|
|
compatible = "vl53l8";
|
|
reg = <0x00>;
|
|
spi-max-frequency = <0x124f800>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0x9e>;
|
|
pinctrl-1 = <0x9f>;
|
|
interrupt-parent = <0xffffffff>;
|
|
interrupts = <0x2e 0x00>;
|
|
stm,interrupt = <0xffffffff 0x2e 0x00>;
|
|
stm,firmware_name = "vl53l8.bin";
|
|
stm,genshape_name = "00_generic_xtalk_shape.bin";
|
|
stm,io_vdd = "s2mpb02-l2";
|
|
stm,a_vdd = "s2mpb02-l15";
|
|
stm,core_vdd = "pm_humu_l4";
|
|
stm,fac_rotation_mode = <0x5a>;
|
|
stm,rotation_mode = <0x00>;
|
|
stm,integration_time = <0x1388>;
|
|
stm,sampling_rate = <0x0f>;
|
|
stm,spi_node = <0xffffffff>;
|
|
stm,asz_0_zone_id = <0x13>;
|
|
stm,asz_1_zone_id = <0x14>;
|
|
stm,asz_2_zone_id = <0x1b>;
|
|
stm,asz_3_zone_id = <0x1c>;
|
|
spi-cpha;
|
|
spi-cpol;
|
|
phandle = <0x1d9>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@93 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
regulator-boot-on;
|
|
};
|
|
};
|
|
|
|
fragment@94 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
panel_e3_az01_te_active {
|
|
phandle = <0x49>;
|
|
|
|
mux {
|
|
pins = "gpio86";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio86";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
panel_e3_az01_te_suspend {
|
|
phandle = <0x4d>;
|
|
|
|
mux {
|
|
pins = "gpio86";
|
|
function = "mdp_vsync";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio86";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@95 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
panel_e3_az01_reset_active {
|
|
phandle = <0x48>;
|
|
|
|
mux {
|
|
pins = "gpio133";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio133";
|
|
drive-strength = <0x08>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
panel_e3_az01_reset_suspend {
|
|
phandle = <0x4c>;
|
|
|
|
mux {
|
|
pins = "gpio133";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio133";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@96 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
panel_e3_az01_ubcon_active {
|
|
phandle = <0x4a>;
|
|
|
|
mux {
|
|
pins = "gpio179";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio179";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
panel_e3_az01_ubcon_suspend {
|
|
phandle = <0x4e>;
|
|
|
|
mux {
|
|
pins = "gpio179";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio179";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@97 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
panel_e3_az01_esd_1_active {
|
|
phandle = <0x4b>;
|
|
|
|
mux {
|
|
pins = "gpio87";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio87";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
panel_e3_az01_esd_1_suspend {
|
|
phandle = <0x4f>;
|
|
|
|
mux {
|
|
pins = "gpio87";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio87";
|
|
drive-strength = <0x02>;
|
|
input-enable;
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@98 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
self_display_dtsi {
|
|
label = "self_display_dtsi";
|
|
samsung,support_self_display = "$SUPPORT_SELF_DISP";
|
|
samsung,self_dispaly_on_revA = "$SELF_DISPLAY_ON";
|
|
samsung,self_dispaly_off_revA = "$SELF_DISPALY_OFF";
|
|
samsung,self_mask_setting_revA = "$SELF_MASK_SETTING";
|
|
samsung,self_mask_on_revA = "$SELF_MASK_ON";
|
|
samsung,self_mask_udc_on_revA = "$SELF_MASK_UDC_ON";
|
|
samsung,self_mask_udc_off_revA = "$SELF_MASK_UDC_OFF";
|
|
samsung,self_mask_on_factory_revA = "$SELF_MASK_ON_FACTORY";
|
|
samsung,self_mask_off_revA = "$SELF_MASK_OFF";
|
|
samsung,self_partial_hlpm_scan_set_revA = "$SELF_PARTIAL_HLPM_SCAN";
|
|
samsung,self_disp_debug_rx_cmds_revA = "$SELF_DEBUG";
|
|
samsung,self_mask_check_tx_cmds_revA = "$SELF_MASK_CHECK";
|
|
samsung,mask_crc_pass_data = "$SELF_MASK_CRC_PASS_VALUES";
|
|
samsung,self_mask_green_circle_on_revA = "$SELF_GREEN_CIRCLE_ON";
|
|
samsung,self_mask_green_circle_off_revA = "$SELF_GREEN_CIRCLE_OFF";
|
|
samsung,self_mask_green_circle_on_factory_revA = "$SELF_GREEN_CIRCLE_ON_FACTORY";
|
|
samsung,self_mask_green_circle_off_factory_revA = "$SELF_GREEN_CIRCLE_OFF_FACTORY";
|
|
phandle = <0x41>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@99 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ss_mafpc_dtsi {
|
|
label = "ss_mafpc_dtsi";
|
|
samsung,support_mafpc = "$SUPPORT_MAFPC";
|
|
samsung,mafpc_setting_revA = "$MAFPC_SETTING";
|
|
samsung,mafpc_on_revA = "$MAFPC_ON";
|
|
samsung,mafpc_ctrl_data_revA = "$MAFPC_CTRL_DATA";
|
|
samsung,mafpc_off_revA = "$MAFPC_OFF";
|
|
samsung,mafpc_crc_check_tx_cmds_revA = "$MAFPC_CRC_CHECK";
|
|
samsung,mafpc_crc_pass_data = "$MAFPC_CRC_PASS_VALUES";
|
|
samsung,mafpc_cmd_header_size = "$MAFPC_CMD_HEADER_SIZE";
|
|
samsung,mafpc_cmd_enable_size = "$MAFPC_CMD_ENABLE_SIZE";
|
|
samsung,mafpc_scale_table = "$MAFPC_SCALE_TABLE";
|
|
phandle = <0x1da>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@100 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
samsung,param {
|
|
compatible = "samsung,param";
|
|
status = "okay";
|
|
phandle = <0x1db>;
|
|
};
|
|
|
|
samsung,qcom-param {
|
|
compatible = "samsung,qcom-param";
|
|
status = "okay";
|
|
sec,bdev_path = "PARTUUID=2da26441-884e-456c-afbb-721626d69933";
|
|
sec,negative_offset = <0x100000>;
|
|
phandle = <0x1dc>;
|
|
};
|
|
|
|
samsung,reloc_gpio {
|
|
compatible = "samsung,reloc_gpio";
|
|
status = "okay";
|
|
sec,gpio-label = "f000000.pinctrl";
|
|
sec,reloc-base = <0x00>;
|
|
phandle = <0x1dd>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@101 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
skin-msm-therm {
|
|
status = "disabled";
|
|
};
|
|
|
|
cam-flash-therm {
|
|
status = "disabled";
|
|
};
|
|
|
|
wlan-therm {
|
|
status = "disabled";
|
|
};
|
|
|
|
pa-therm-1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
rear-tof-therm {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@102 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
rpmh-regulator-bobb2 {
|
|
qcom,regulator-type = "pmic5-bob";
|
|
qcom,supported-modes = <0x03 0x04>;
|
|
qcom,mode-threshold-currents = <0x00 0x927c0>;
|
|
|
|
regulator-pm-humu-bob2 {
|
|
qcom,init-mode = <0x03>;
|
|
phandle = <0x25>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@103 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x02>;
|
|
ranges;
|
|
|
|
sec_debug_region_pool@880100000 {
|
|
compatible = "samsung,carve-out";
|
|
reg = <0x08 0x80100000 0x00 0xff000>;
|
|
phandle = <0xa1>;
|
|
};
|
|
|
|
sec_rst_ex_info_region@8801FF000 {
|
|
compatible = "samsung,carve-out";
|
|
no-map;
|
|
reg = <0x08 0x801ff000 0x00 0x1000>;
|
|
phandle = <0xa5>;
|
|
};
|
|
|
|
sec_log_buf_region@880200000 {
|
|
compatible = "samsung,carve-out";
|
|
reg = <0x08 0x80200000 0x00 0x200000>;
|
|
phandle = <0xa2>;
|
|
};
|
|
|
|
sec_debug_bl_region@880400000 {
|
|
compatible = "samsung,carve-out";
|
|
no-map;
|
|
reg = <0x08 0x80400000 0x00 0x500000>;
|
|
phandle = <0x1de>;
|
|
};
|
|
|
|
sec_pmsg_region@880900000 {
|
|
compatible = "samsung,carve-out";
|
|
reg = <0x08 0x80900000 0x00 0x200000>;
|
|
phandle = <0xa3>;
|
|
};
|
|
|
|
google_debug_kinfo_region@880B00000 {
|
|
compatible = "samsung,carve-out";
|
|
no-map;
|
|
reg = <0x08 0x80b00000 0x00 0x1000>;
|
|
phandle = <0xa0>;
|
|
};
|
|
|
|
sec_rdx_bootdev_region@880C00000 {
|
|
compatible = "samsung,carve-out";
|
|
reg = <0x08 0x80c00000 0x00 0xad00000>;
|
|
phandle = <0xa6>;
|
|
};
|
|
|
|
sec_xbl_ramdump@A7D00000 {
|
|
no-map;
|
|
reg = <0x00 0xa7d00000 0x00 0x300000>;
|
|
phandle = <0x1df>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@104 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@105 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@106 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,msm-imem@14680000 {
|
|
|
|
upload_cause@66c {
|
|
compatible = "qcom,msm-imem-upload_cause";
|
|
reg = <0x66c 0x04>;
|
|
};
|
|
|
|
cp_dump_encrypt@830 {
|
|
compatible = "qcom,msm-imem-cp_dump_encrypt-0";
|
|
reg = <0x830 0x04>;
|
|
};
|
|
|
|
cp_dump_encrypt@838 {
|
|
compatible = "qcom,msm-imem-cp_dump_encrypt-1";
|
|
reg = <0x838 0x04>;
|
|
};
|
|
};
|
|
|
|
google,debug-kinfo {
|
|
compatible = "google,debug-kinfo";
|
|
status = "okay";
|
|
memory-region = <0xa0>;
|
|
phandle = <0x1e0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@107 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
samsung,sec_debug {
|
|
compatible = "samsung,sec_debug";
|
|
status = "okay";
|
|
sec,panic_notifier-priority = <0x7f>;
|
|
phandle = <0x1e1>;
|
|
};
|
|
|
|
samsung,debug_region {
|
|
compatible = "samsung,debug_region";
|
|
status = "okay";
|
|
memory-region = <0xa1>;
|
|
phandle = <0x1e2>;
|
|
};
|
|
|
|
samsung,ap_context-sec_vh_ipi_stop {
|
|
compatible = "samsung,ap_context";
|
|
status = "okay";
|
|
sec,name = "ap_context-sec_vh_ipi_stop";
|
|
sec,unique_id = <0x86655958>;
|
|
phandle = <0x1e3>;
|
|
};
|
|
|
|
samsung,qcom-sched_log {
|
|
compatible = "samsung,qcom-logger";
|
|
status = "okay";
|
|
sec,name = "qcom-sched_log";
|
|
sec,unique_id = <0x705e7c9e>;
|
|
phandle = <0x1e4>;
|
|
};
|
|
|
|
samsung,qcom-irq_log {
|
|
compatible = "samsung,qcom-logger";
|
|
status = "okay";
|
|
sec,name = "qcom-irq_log";
|
|
sec,unique_id = <0x811e64d7>;
|
|
phandle = <0x1e5>;
|
|
};
|
|
|
|
samsung,qcom-irq_exit_log {
|
|
compatible = "samsung,qcom-logger";
|
|
status = "okay";
|
|
sec,name = "qcom-irq_exit_log";
|
|
sec,unique_id = <0xcd0bd0e1>;
|
|
phandle = <0x1e6>;
|
|
};
|
|
|
|
samsung,qcom-msg_log {
|
|
compatible = "samsung,qcom-logger";
|
|
status = "disabled";
|
|
sec,name = "qcom-msg_log";
|
|
sec,unique_id = <0x9c414ca6>;
|
|
phandle = <0x1e7>;
|
|
};
|
|
|
|
samsung,fsimd_debug {
|
|
compatible = "samsung,fsimd_debug";
|
|
status = "okay";
|
|
sec,debug_level = <0x494d 0x4948>;
|
|
phandle = <0x1e8>;
|
|
};
|
|
|
|
samsung,reboot_cmd {
|
|
compatible = "samsung,reboot_cmd";
|
|
status = "okay";
|
|
sec,reboot_notifier-priority = <0xfa>;
|
|
sec,restart_handler-priority = <0xdc>;
|
|
phandle = <0x1e9>;
|
|
};
|
|
|
|
samsung,qcom-reboot_cmd {
|
|
compatible = "samsung,qcom-reboot_cmd";
|
|
status = "okay";
|
|
sec,use-on_reboot;
|
|
phandle = <0x1ea>;
|
|
};
|
|
|
|
samsung,upload_cause {
|
|
compatible = "samsung,upload_cause";
|
|
status = "okay";
|
|
sec,panic_notifier-priority = <0xff>;
|
|
phandle = <0x1eb>;
|
|
};
|
|
|
|
samsung,qcom-upload_cause {
|
|
compatible = "samsung,qcom-upload_cause";
|
|
status = "okay";
|
|
phandle = <0x1ec>;
|
|
};
|
|
|
|
samsung,kernel_log_buf {
|
|
compatible = "samsung,kernel_log_buf";
|
|
status = "okay";
|
|
memory-region = <0xa2>;
|
|
sec,strategy = <0x03>;
|
|
sec,use-last_kmsg_compression;
|
|
sec,last_kmsg_compressor = "zstd";
|
|
phandle = <0x1ed>;
|
|
};
|
|
|
|
samsung,crashkey {
|
|
compatible = "samsung,crashkey";
|
|
status = "okay";
|
|
sec,name = "crashkey";
|
|
sec,panic_msg = "Crash Key";
|
|
sec,debug_level = <0x494d 0x4948>;
|
|
sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
|
|
sec,interval = <0x01>;
|
|
phandle = <0x1ee>;
|
|
};
|
|
|
|
samsung,crashkey-user {
|
|
compatible = "samsung,crashkey";
|
|
status = "okay";
|
|
sec,name = "crashkey-user";
|
|
sec,panic_msg = "User Crash Key";
|
|
sec,debug_level = <0x4f4c>;
|
|
sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
|
|
sec,interval = <0x13>;
|
|
phandle = <0x1ef>;
|
|
};
|
|
|
|
samsung,crashkey-long {
|
|
compatible = "samsung,crashkey-long";
|
|
status = "okay";
|
|
sec,expire_msec = <0x19c8>;
|
|
sec,panic_msg = "Long Key Press";
|
|
sec,used_key = <0x72 0x74>;
|
|
phandle = <0x1f0>;
|
|
};
|
|
|
|
samsung,boot_stat {
|
|
compatible = "samsung,boot_stat";
|
|
status = "okay";
|
|
phandle = <0x1f1>;
|
|
};
|
|
|
|
samsung,pstore_pmsg {
|
|
compatible = "samsung,pstore_pmsg";
|
|
status = "okay";
|
|
memory-region = <0xa3>;
|
|
phandle = <0x1f2>;
|
|
};
|
|
|
|
samsung,qcom-wdt_core {
|
|
compatible = "samsung,qcom-wdt_core";
|
|
status = "okay";
|
|
sec,qcom_wdt_core_dev_name = "hypervisor:qcom,gh-watchdog";
|
|
sec,panic_notifier-priority = <0xffff>;
|
|
phandle = <0x1f3>;
|
|
};
|
|
|
|
samsung,qcom-qcom_reboot_reason {
|
|
compatible = "samsung,qcom-qcom_reboot_reason";
|
|
status = "okay";
|
|
sec,reboot_notifier-priority = <0xdc>;
|
|
nvmem-cells = <0x20 0xa4>;
|
|
nvmem-cell-names = "restart_reason", "pon_reason";
|
|
phandle = <0x1f4>;
|
|
};
|
|
|
|
samsung,qcom-debug_partition {
|
|
compatible = "samsung,qcom-debug_partition";
|
|
status = "okay";
|
|
sec,use-store_klog;
|
|
memory-region = <0xa2>;
|
|
sec,bdev_path = "PARTUUID=a17d0ddb-cec4-4a80-9e22-7d43fec26358";
|
|
sec,part_table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfd000 0x3000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
|
|
phandle = <0x1f5>;
|
|
};
|
|
|
|
samsung,qcom-summary {
|
|
compatible = "samsung,qcom-summary";
|
|
status = "okay";
|
|
sec,die_notifier-priority = <0xfa>;
|
|
sec,panic_notifier-priority = <0xfa>;
|
|
sec,smem_offset = <0x00>;
|
|
memory-region = <0xa0>;
|
|
memory-region-names = "google,debug_kinfo";
|
|
phandle = <0x1f6>;
|
|
};
|
|
|
|
samsung,qcom-debug {
|
|
compatible = "samsung,qcom-debug";
|
|
status = "okay";
|
|
sec,reboot_notifier-priority = <0xfffffffe>;
|
|
sec,use-cp_dump_encrypt;
|
|
sec,cp_dump_encrypt_reg = "qcom,msm-imem-cp_dump_encrypt-0", "qcom,msm-imem-cp_dump_encrypt-1";
|
|
sec,cp_dump_encrypt_magic = <0x01 0x01 0xfeed0001 0xfeed0000>;
|
|
sec,use-store_last_kmsg;
|
|
sec,use-store_lpm_kmsg;
|
|
phandle = <0x1f7>;
|
|
};
|
|
|
|
samsung,qcom-user_reset {
|
|
compatible = "samsung,qcom-user_reset";
|
|
status = "okay";
|
|
phandle = <0x1f8>;
|
|
};
|
|
|
|
samsung,qcom-smem {
|
|
compatible = "samsung,qcom-smem";
|
|
status = "okay";
|
|
sec,smem_offset_vendor0 = <0x00>;
|
|
sec,smem_offset_vendor1 = <0x00>;
|
|
sec,vendor0_ver = <0x02>;
|
|
sec,vendor1_ver = <0x07>;
|
|
phandle = <0x1f9>;
|
|
};
|
|
|
|
samsung,qcom-hw_param {
|
|
compatible = "samsung,qcom-hw_param";
|
|
status = "okay";
|
|
phandle = <0x1fa>;
|
|
};
|
|
|
|
samsung,qcom-rst_exinfo {
|
|
compatible = "samsung,qcom-rst_exinfo";
|
|
status = "okay";
|
|
sec,die_notifier-priority = <0xf5>;
|
|
sec,panic_notifier-priority = <0xf5>;
|
|
memory-region = <0xa5>;
|
|
phandle = <0x1fb>;
|
|
};
|
|
|
|
samsung,qcom-soc_id {
|
|
compatible = "samsung,qcom-soc_id";
|
|
status = "okay";
|
|
sec,use-qfprom_jtag;
|
|
sec,qfprom_jtag-addr = <0x221c2098>;
|
|
sec,use-jtag_id;
|
|
sec,jtag_id-addr = <0x221c8744>;
|
|
phandle = <0x1fc>;
|
|
};
|
|
|
|
samsung,rdx_bootdev {
|
|
compatible = "samsung,rdx_bootdev";
|
|
status = "okay";
|
|
memory-region = <0xa6>;
|
|
phandle = <0x1fd>;
|
|
};
|
|
|
|
samsung,arm64-debug {
|
|
compatible = "samsung,arm64-debug";
|
|
status = "okay";
|
|
phandle = <0x1fe>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@108 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
arm,buffer-size = <0x10000000>;
|
|
};
|
|
};
|
|
|
|
fragment@109 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
mem_dump {
|
|
sec,debug_level = <0x494d 0x4948>;
|
|
|
|
c0_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c100_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c200_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c300_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c400_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c500_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c600_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
|
|
c700_context {
|
|
sec,eneable-any_debug_level;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@110 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
hdm_region@880B01000 {
|
|
compatible = "removed-dma-pool";
|
|
no-map;
|
|
reg = <0x08 0x80b01000 0x00 0x1000>;
|
|
phandle = <0xa7>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@111 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
samsung,sec_hdm {
|
|
memory-region = <0xa7>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@112 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,target-link-speed = <0x02>;
|
|
qcom,no-l0s-supported;
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
fragment@113 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@114 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@115 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
hsuart5 = "/soc/qcom,qupv3_2_geni_se@8c0000/qcom,qup_hsuart@89c000";
|
|
};
|
|
};
|
|
|
|
fragment@116 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,qup_hsuart@89c000 {
|
|
compatible = "qcom,msm-geni-serial-hs";
|
|
reg = <0x89c000 0x4000>;
|
|
reg-names = "se_phys";
|
|
interrupts = <0x00 0x1ce 0x04>;
|
|
clock-names = "se-clk";
|
|
clocks = <0xffffffff 0x87>;
|
|
interconnect-names = "qup-core", "qup-config", "qup-memory";
|
|
interconnects = <0xffffffff 0x28 0xffffffff 0x242 0xffffffff 0x03 0xffffffff 0x222 0xffffffff 0x08 0xffffffff 0x200>;
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0xa8 0xa9>;
|
|
pinctrl-1 = <0xaa 0xab>;
|
|
qcom,wakeup-byte = <0xfd>;
|
|
always-on-clock;
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@117 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qupv3_se15_2hsuart_pins {
|
|
phandle = <0x1ff>;
|
|
|
|
qupv3_se15_2uart_tx_active {
|
|
phandle = <0xa8>;
|
|
|
|
mux {
|
|
pins = "gpio30";
|
|
function = "qup2_se7_l2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio30";
|
|
drive-strength = <0x02>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
qupv3_se15_2uart_rx_active {
|
|
phandle = <0xa9>;
|
|
|
|
mux {
|
|
pins = "gpio31";
|
|
function = "qup2_se7_l3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio31";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
qupv3_se15_2uart_tx_sleep {
|
|
phandle = <0xaa>;
|
|
|
|
mux {
|
|
pins = "gpio30";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio30";
|
|
drive-strength = <0x02>;
|
|
bias-pull-up;
|
|
input-enable;
|
|
};
|
|
};
|
|
|
|
qupv3_se15_2uart_rx_sleep {
|
|
phandle = <0xab>;
|
|
|
|
mux {
|
|
pins = "gpio31";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio31";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
input-enable;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@118 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,dma-heaps {
|
|
|
|
rbin_dma_heap {
|
|
qcom,dma-heap-name = "rbin";
|
|
qcom,dma-heap-type = <0x04>;
|
|
memory-region = <0xac>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@119 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
rbin {
|
|
size = <0x00 0x19000000>;
|
|
expand_size = <0x00 0x1f400000>;
|
|
alloc-ranges = <0x08 0x80000000 0x01 0x80000000 0x00 0x80000000 0x00 0x80000000>;
|
|
alignment = <0x00 0x2000000>;
|
|
reusable;
|
|
phandle = <0xac>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@120 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
reg = <0x00 0x9df00000 0x00 0x5c00000>;
|
|
};
|
|
};
|
|
|
|
fragment@121 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
reg = <0x00 0x8b400000 0x00 0xfc00000>;
|
|
};
|
|
};
|
|
|
|
fragment@122 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
reg = <0x00 0x8ac00000 0x00 0x800000>;
|
|
};
|
|
};
|
|
|
|
fragment@123 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
reg = <0x00 0x86300000 0x00 0x4900000>;
|
|
};
|
|
};
|
|
|
|
fragment@124 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
size = <0x00 0x1c00000>;
|
|
};
|
|
};
|
|
|
|
fragment@125 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
size = <0x00 0x4400000>;
|
|
};
|
|
};
|
|
|
|
fragment@126 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
cci_i2c_sda0_active {
|
|
phandle = <0xae>;
|
|
|
|
mux {
|
|
pins = "gpio113";
|
|
function = "cci_i2c_sda0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio113";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda0_suspend {
|
|
phandle = <0xb0>;
|
|
|
|
mux {
|
|
pins = "gpio113";
|
|
function = "cci_i2c_sda0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio113";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl0_active {
|
|
phandle = <0xad>;
|
|
|
|
mux {
|
|
pins = "gpio114";
|
|
function = "cci_i2c_scl0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio114";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl0_suspend {
|
|
phandle = <0xaf>;
|
|
|
|
mux {
|
|
pins = "gpio114";
|
|
function = "cci_i2c_scl0";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio114";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda1_active {
|
|
phandle = <0xb2>;
|
|
|
|
mux {
|
|
pins = "gpio115";
|
|
function = "cci_i2c_sda1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio115";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda1_suspend {
|
|
phandle = <0xb4>;
|
|
|
|
mux {
|
|
pins = "gpio115";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio115";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl1_active {
|
|
phandle = <0xb1>;
|
|
|
|
mux {
|
|
pins = "gpio116";
|
|
function = "cci_i2c_scl1";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio116";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl1_suspend {
|
|
phandle = <0xb3>;
|
|
|
|
mux {
|
|
pins = "gpio116";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio116";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda2_active {
|
|
phandle = <0xcd>;
|
|
|
|
mux {
|
|
pins = "gpio117";
|
|
function = "cci_i2c_sda2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio117";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda2_suspend {
|
|
phandle = <0xcf>;
|
|
|
|
mux {
|
|
pins = "gpio117";
|
|
function = "cci_i2c_sda2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio117";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl2_active {
|
|
phandle = <0xcc>;
|
|
|
|
mux {
|
|
pins = "gpio118";
|
|
function = "cci_i2c_scl2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio118";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl2_suspend {
|
|
phandle = <0xce>;
|
|
|
|
mux {
|
|
pins = "gpio118";
|
|
function = "cci_i2c_scl2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio118";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda3_active {
|
|
phandle = <0xd1>;
|
|
|
|
mux {
|
|
pins = "gpio12";
|
|
function = "cci_i2c_sda3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio12";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda3_suspend {
|
|
phandle = <0xd3>;
|
|
|
|
mux {
|
|
pins = "gpio12";
|
|
function = "cci_i2c_sda3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio12";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl3_active {
|
|
phandle = <0xd0>;
|
|
|
|
mux {
|
|
pins = "gpio13";
|
|
function = "cci_i2c_scl3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio13";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl3_suspend {
|
|
phandle = <0xd2>;
|
|
|
|
mux {
|
|
pins = "gpio13";
|
|
function = "cci_i2c_scl3";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio13";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda4_active {
|
|
phandle = <0xe6>;
|
|
|
|
mux {
|
|
pins = "gpio112";
|
|
function = "cci_i2c_sda4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio112";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda4_suspend {
|
|
phandle = <0xe8>;
|
|
|
|
mux {
|
|
pins = "gpio112";
|
|
function = "cci_i2c_sda4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio112";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl4_active {
|
|
phandle = <0xe5>;
|
|
|
|
mux {
|
|
pins = "gpio153";
|
|
function = "cci_i2c_scl4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio153";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl4_suspend {
|
|
phandle = <0xe7>;
|
|
|
|
mux {
|
|
pins = "gpio153";
|
|
function = "cci_i2c_scl4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio153";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda5_active {
|
|
phandle = <0xea>;
|
|
|
|
mux {
|
|
pins = "gpio119";
|
|
function = "cci_i2c_sda5";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio119";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_sda5_suspend {
|
|
phandle = <0xec>;
|
|
|
|
mux {
|
|
pins = "gpio119";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio119";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl5_active {
|
|
phandle = <0xe9>;
|
|
|
|
mux {
|
|
pins = "gpio120";
|
|
function = "cci_i2c_scl5";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio120";
|
|
bias-pull-up;
|
|
drive-strength = <0x02>;
|
|
qcom,i2c_pull;
|
|
};
|
|
};
|
|
|
|
cci_i2c_scl5_suspend {
|
|
phandle = <0xeb>;
|
|
|
|
mux {
|
|
pins = "gpio120";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio120";
|
|
drive-strength = <0x02>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk0_active {
|
|
phandle = <0xf2>;
|
|
|
|
mux {
|
|
pins = "gpio100";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio100";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk0_suspend {
|
|
phandle = <0xf6>;
|
|
|
|
mux {
|
|
pins = "gpio100";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio100";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk1_active {
|
|
phandle = <0xbe>;
|
|
|
|
mux {
|
|
pins = "gpio101";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio101";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk1_suspend {
|
|
phandle = <0xc0>;
|
|
|
|
mux {
|
|
pins = "gpio101";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio101";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk2_active {
|
|
phandle = <0xc8>;
|
|
|
|
mux {
|
|
pins = "gpio102";
|
|
function = "cam_aon_mclk2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio102";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk2_suspend {
|
|
phandle = <0xca>;
|
|
|
|
mux {
|
|
pins = "gpio102";
|
|
function = "cam_aon_mclk2";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio102";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk3_active {
|
|
phandle = <0xe1>;
|
|
|
|
mux {
|
|
pins = "gpio103";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio103";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk3_suspend {
|
|
phandle = <0xe3>;
|
|
|
|
mux {
|
|
pins = "gpio103";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio103";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk4_active {
|
|
phandle = <0xd8>;
|
|
|
|
mux {
|
|
pins = "gpio104";
|
|
function = "cam_aon_mclk4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio104";
|
|
bias-disable;
|
|
drive-strength = <0x04>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk4_suspend {
|
|
phandle = <0xda>;
|
|
|
|
mux {
|
|
pins = "gpio104";
|
|
function = "cam_aon_mclk4";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio104";
|
|
bias-pull-down;
|
|
drive-strength = <0x04>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk5_active {
|
|
phandle = <0x200>;
|
|
|
|
mux {
|
|
pins = "gpio105";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio105";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk5_suspend {
|
|
phandle = <0x201>;
|
|
|
|
mux {
|
|
pins = "gpio105";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio105";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk6_active {
|
|
phandle = <0x202>;
|
|
|
|
mux {
|
|
pins = "gpio108";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio108";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk6_suspend {
|
|
phandle = <0x203>;
|
|
|
|
mux {
|
|
pins = "gpio108";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio108";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk7_active {
|
|
phandle = <0x11d>;
|
|
|
|
mux {
|
|
pins = "gpio106";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio106";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_mclk7_suspend {
|
|
phandle = <0x11e>;
|
|
|
|
mux {
|
|
pins = "gpio106";
|
|
function = "cam_mclk";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio106";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst0 {
|
|
phandle = <0x204>;
|
|
|
|
mux {
|
|
pins = "gpio13";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio13";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst0 {
|
|
phandle = <0x205>;
|
|
|
|
mux {
|
|
pins = "gpio13";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio13";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst1 {
|
|
phandle = <0xd9>;
|
|
|
|
mux {
|
|
pins = "gpio109";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio109";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst1 {
|
|
phandle = <0xdb>;
|
|
|
|
mux {
|
|
pins = "gpio109";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio109";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst2 {
|
|
phandle = <0xc9>;
|
|
|
|
mux {
|
|
pins = "gpio105";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio105";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
qcom,apps;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst2 {
|
|
phandle = <0xcb>;
|
|
|
|
mux {
|
|
pins = "gpio105";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio105";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
qcom,remote;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst3 {
|
|
phandle = <0xe2>;
|
|
|
|
mux {
|
|
pins = "gpio108";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio108";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst3 {
|
|
phandle = <0xe4>;
|
|
|
|
mux {
|
|
pins = "gpio108";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio108";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst4 {
|
|
phandle = <0x206>;
|
|
|
|
mux {
|
|
pins = "gpio7";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio7";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
qcom,apps;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst4 {
|
|
phandle = <0x207>;
|
|
|
|
mux {
|
|
pins = "gpio7";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio7";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
qcom,remote;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst5 {
|
|
phandle = <0xbf>;
|
|
|
|
mux {
|
|
pins = "gpio110";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio110";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst5 {
|
|
phandle = <0xc1>;
|
|
|
|
mux {
|
|
pins = "gpio110";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio110";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst6 {
|
|
phandle = <0xf3>;
|
|
|
|
mux {
|
|
pins = "gpio163";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio163";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst6 {
|
|
phandle = <0xf7>;
|
|
|
|
mux {
|
|
pins = "gpio163";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio163";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_active_rst7 {
|
|
phandle = <0x208>;
|
|
|
|
mux {
|
|
pins = "gpio164";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio164";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
cam_sensor_suspend_rst7 {
|
|
phandle = <0x209>;
|
|
|
|
mux {
|
|
pins = "gpio164";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio164";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
cam_sensor_ponv_front_active {
|
|
phandle = <0x20a>;
|
|
|
|
mux {
|
|
pins = "gpio6";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio6";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
qcom,apps;
|
|
};
|
|
};
|
|
|
|
cam_sensor_ponv_front_suspend {
|
|
phandle = <0x20b>;
|
|
|
|
mux {
|
|
pins = "gpio6";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio6";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
qcom,remote;
|
|
};
|
|
};
|
|
|
|
cam_sensor_ponv_rear_active {
|
|
phandle = <0x20c>;
|
|
|
|
mux {
|
|
pins = "gpio2";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio2";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
qcom,apps;
|
|
};
|
|
};
|
|
|
|
cam_sensor_ponv_rear_suspend {
|
|
phandle = <0x20d>;
|
|
|
|
mux {
|
|
pins = "gpio2";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio2";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
qcom,remote;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@127 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
interrupt-parent = <0xffffffff>;
|
|
|
|
qcom,cam-req-mgr {
|
|
compatible = "qcom,cam-req-mgr";
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,cam-sync {
|
|
compatible = "qcom,cam-sync";
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,cam-i3c-id-table {
|
|
i3c-sensor-id-table = <0x1b0 0x766>;
|
|
i3c-eeprom-id-table;
|
|
i3c-actuator-id-table;
|
|
i3c-ois-id-table;
|
|
status = "disabled";
|
|
};
|
|
|
|
qcom,csiphy0@ace4000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xace4000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xe4000>;
|
|
interrupt-names = "CSIPHY0";
|
|
interrupts = <0x00 0x1dd 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x4588 0x157c0>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x35 0xffffffff 0x23 0xffffffff 0x22>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x20e>;
|
|
};
|
|
|
|
qcom,csiphy1@ace6000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xace6000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xe6000>;
|
|
interrupt-names = "CSIPHY1";
|
|
interrupts = <0x00 0x1de 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x4588 0x157c0>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x36 0xffffffff 0x25 0xffffffff 0x24>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x20f>;
|
|
};
|
|
|
|
qcom,csiphy2@ace8000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xace8000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xe8000>;
|
|
interrupt-names = "CSIPHY2";
|
|
interrupts = <0x00 0x1df 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x5f50 0x23e38>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x37 0xffffffff 0x27 0xffffffff 0x26>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x210>;
|
|
};
|
|
|
|
qcom,csiphy3@acea000 {
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xacea000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xea000>;
|
|
interrupt-names = "CSIPHY3";
|
|
interrupts = <0x00 0x1c0 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x4588 0x157c0>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x38 0xffffffff 0x29 0xffffffff 0x28>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x211>;
|
|
};
|
|
|
|
qcom,csiphy4@acec000 {
|
|
cell-index = <0x04>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xacec000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xec000>;
|
|
interrupt-names = "CSIPHY4";
|
|
interrupts = <0x00 0x7a 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x5f50 0x23e38>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x39 0xffffffff 0x2b 0xffffffff 0x2a>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x212>;
|
|
};
|
|
|
|
qcom,csiphy5@acee000 {
|
|
cell-index = <0x05>;
|
|
compatible = "qcom,csiphy-v2.2.0", "qcom,csiphy";
|
|
reg = <0xacee000 0x2000>;
|
|
reg-names = "csiphy";
|
|
reg-cam-base = <0xee000>;
|
|
interrupt-names = "CSIPHY5";
|
|
interrupts = <0x00 0x59 0x01>;
|
|
regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
|
|
gdscr-supply = <0xffffffff>;
|
|
csi-vdd-1p2-supply = <0xffffffff>;
|
|
csi-vdd-0p9-supply = <0xffffffff>;
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
|
|
rgltr-max-voltage = <0x00 0x124f80 0xdea80>;
|
|
rgltr-load-current = <0x00 0x4588 0x157c0>;
|
|
shared-clks = <0x01 0x00 0x00 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x3a 0xffffffff 0x2d 0xffffffff 0x2c>;
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
|
|
status = "ok";
|
|
phandle = <0x213>;
|
|
};
|
|
|
|
qcom,cci0@ac15000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cci", "simple-bus";
|
|
reg = <0xac15000 0x1000>;
|
|
reg-names = "cci";
|
|
reg-cam-base = <0x15000>;
|
|
interrupt-names = "CCI0";
|
|
interrupts = <0x00 0x1aa 0x01>;
|
|
regulator-names = "gdscr";
|
|
gdscr-supply = <0xffffffff>;
|
|
clock-names = "cci_0_clk_src", "cci_0_clk";
|
|
clocks = <0xffffffff 0x0b 0xffffffff 0x0a>;
|
|
clock-rates = <0x23c3460 0x00>;
|
|
clock-cntl-level = "lowsvs";
|
|
src-clock-name = "cci_0_clk_src";
|
|
pctrl-idx-mapping = <0x00 0x01>;
|
|
pctrl-map-names = "m0", "m1";
|
|
pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
|
|
pinctrl-0 = <0xad 0xae>;
|
|
pinctrl-1 = <0xaf 0xb0>;
|
|
pinctrl-2 = <0xb1 0xb2>;
|
|
pinctrl-3 = <0xb3 0xb4>;
|
|
status = "ok";
|
|
phandle = <0x214>;
|
|
|
|
qcom,i2c_standard_mode {
|
|
hw-thigh = <0xc9>;
|
|
hw-tlow = <0xae>;
|
|
hw-tsu-sto = <0xcc>;
|
|
hw-tsu-sta = <0xe7>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0xa2>;
|
|
hw-tbuf = <0xe3>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x215>;
|
|
};
|
|
|
|
qcom,i2c_fast_mode {
|
|
hw-thigh = <0x26>;
|
|
hw-tlow = <0x38>;
|
|
hw-tsu-sto = <0x28>;
|
|
hw-tsu-sta = <0x28>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0x23>;
|
|
hw-tbuf = <0x3e>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x216>;
|
|
};
|
|
|
|
qcom,i2c_custom_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x01>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x217>;
|
|
};
|
|
|
|
qcom,i2c_fast_plus_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x218>;
|
|
};
|
|
|
|
qcom,eeprom0 {
|
|
status = "ok";
|
|
cell-index = <0x00>;
|
|
reg = <0x00>;
|
|
compatible = "qcom,eeprom";
|
|
i2c-freq-mode = <0x01>;
|
|
cam_vio-supply = <0xb5>;
|
|
regulator-names = "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740>;
|
|
rgltr-load-current = <0x1d4c0>;
|
|
gpio-no-mux = <0x00>;
|
|
cci-master = <0x01>;
|
|
phandle = <0xb8>;
|
|
};
|
|
|
|
qcom,eeprom2 {
|
|
status = "ok";
|
|
cell-index = <0x02>;
|
|
reg = <0x02>;
|
|
compatible = "qcom,eeprom";
|
|
i2c-freq-mode = <0x01>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740>;
|
|
rgltr-load-current = <0x1d4c0>;
|
|
gpio-no-mux = <0x00>;
|
|
cci-master = <0x00>;
|
|
phandle = <0xc3>;
|
|
};
|
|
|
|
qcom,cam-sensor0 {
|
|
status = "ok";
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x05>;
|
|
sensor-position-roll = <0x5a>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0xb4>;
|
|
actuator-src = <0xb7>;
|
|
eeprom-src = <0xb8>;
|
|
ois-src = <0xb9>;
|
|
led-flash-src = <0xba>;
|
|
cam_vdig-supply = <0xbb>;
|
|
cam_vio-supply = <0xb5>;
|
|
cam_vana-supply = <0xbc>;
|
|
cam_v_custom1-supply = <0xbd>;
|
|
cam_v_custom2-supply = <0x25>;
|
|
pwm-property;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk", "cam_v_custom1", "cam_v_custom2";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0xf4240 0x294280>;
|
|
rgltr-max-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0xf4240 0x294280>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x1388 0xaae60>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xbe 0xbf>;
|
|
pinctrl-1 = <0xc0 0xc1>;
|
|
gpios = <0xffffffff 0x65 0x00 0xffffffff 0x6e 0x00 0xffffffff 0x6a 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x01>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET5", "CAMIF_MCLK7";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x01>;
|
|
clocks = <0xffffffff 0x62 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x01>;
|
|
cam,core_voltage = <0x01>;
|
|
cam,upgrade = <0x02>;
|
|
cam,fw_write = <0x03>;
|
|
cam,fw_dump = <0x01>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x01>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
phandle = <0x219>;
|
|
};
|
|
|
|
qcom,cam-sensor2 {
|
|
status = "ok";
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x02>;
|
|
sensor-position-roll = <0x5a>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0xb4>;
|
|
actuator-src = <0xc2>;
|
|
eeprom-src = <0xc3>;
|
|
led-flash-src = <0xc4>;
|
|
cam_vdig-supply = <0xc5>;
|
|
cam_vio-supply = <0xb6>;
|
|
cam_vana-supply = <0xc6>;
|
|
cam_v_custom1-supply = <0xc7>;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_v_custom1", "cam_clk";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x1b7740 0x00>;
|
|
rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x1b7740 0x00>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x1388 0x1388 0x00>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xc8 0xc9>;
|
|
pinctrl-1 = <0xca 0xcb>;
|
|
gpios = <0xffffffff 0x66 0x00 0xffffffff 0x69 0x00 0xffffffff 0x6a 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x01>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAMIF_MCLK7";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x00>;
|
|
clocks = <0xffffffff 0x64 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x00>;
|
|
cam,core_voltage = <0x00>;
|
|
cam,upgrade = <0x00>;
|
|
cam,fw_write = <0x00>;
|
|
cam,fw_dump = <0x00>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x00>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
phandle = <0x21a>;
|
|
};
|
|
};
|
|
|
|
qcom,cci1@ac16000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,cci", "simple-bus";
|
|
reg = <0xac16000 0x1000>;
|
|
reg-names = "cci";
|
|
reg-cam-base = <0x16000>;
|
|
interrupt-names = "CCI1";
|
|
interrupts = <0x00 0x1ab 0x01>;
|
|
regulator-names = "gdscr";
|
|
gdscr-supply = <0xffffffff>;
|
|
clock-names = "cci_1_clk_src", "cci_1_clk";
|
|
clocks = <0xffffffff 0x0d 0xffffffff 0x0c>;
|
|
clock-rates = <0x23c3460 0x00>;
|
|
clock-cntl-level = "lowsvs";
|
|
src-clock-name = "cci_1_clk_src";
|
|
pctrl-idx-mapping = <0x00 0x01>;
|
|
pctrl-map-names = "m0", "m1";
|
|
pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
|
|
pinctrl-0 = <0xcc 0xcd>;
|
|
pinctrl-1 = <0xce 0xcf>;
|
|
pinctrl-2 = <0xd0 0xd1>;
|
|
pinctrl-3 = <0xd2 0xd3>;
|
|
status = "ok";
|
|
phandle = <0x21b>;
|
|
|
|
qcom,i2c_standard_mode {
|
|
hw-thigh = <0xc9>;
|
|
hw-tlow = <0xae>;
|
|
hw-tsu-sto = <0xcc>;
|
|
hw-tsu-sta = <0xe7>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0xa2>;
|
|
hw-tbuf = <0xe3>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x21c>;
|
|
};
|
|
|
|
qcom,i2c_fast_mode {
|
|
hw-thigh = <0x26>;
|
|
hw-tlow = <0x38>;
|
|
hw-tsu-sto = <0x28>;
|
|
hw-tsu-sta = <0x28>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0x23>;
|
|
hw-tbuf = <0x3e>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x21d>;
|
|
};
|
|
|
|
qcom,i2c_custom_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x01>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x21e>;
|
|
};
|
|
|
|
qcom,i2c_fast_plus_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x21f>;
|
|
};
|
|
|
|
qcom,eeprom1 {
|
|
status = "ok";
|
|
cell-index = <0x01>;
|
|
reg = <0x01>;
|
|
compatible = "qcom,eeprom";
|
|
i2c-freq-mode = <0x01>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740>;
|
|
rgltr-load-current = <0x1d4c0>;
|
|
gpio-no-mux = <0x00>;
|
|
cci-master = <0x01>;
|
|
phandle = <0xd5>;
|
|
};
|
|
|
|
qcom,cam-sensor1 {
|
|
status = "ok";
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x04>;
|
|
sensor-position-roll = <0x10e>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0x00>;
|
|
actuator-src = <0xd4>;
|
|
eeprom-src = <0xd5>;
|
|
cam_vdig-supply = <0xd6>;
|
|
cam_vio-supply = <0xb6>;
|
|
cam_vana-supply = <0xd7>;
|
|
cam_v_custom2-supply = <0x25>;
|
|
pwm-property;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk", "cam_v_custom2";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0x294280>;
|
|
rgltr-max-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0x294280>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0xaae60>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xd8 0xd9>;
|
|
pinctrl-1 = <0xda 0xdb>;
|
|
gpios = <0xffffffff 0x68 0x00 0xffffffff 0x6d 0x00 0xffffffff 0x6a 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x01>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET1", "CAMIF_MCLK7";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x01>;
|
|
clocks = <0xffffffff 0x68 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x00>;
|
|
cam,core_voltage = <0x00>;
|
|
cam,upgrade = <0x00>;
|
|
cam,fw_write = <0x00>;
|
|
cam,fw_dump = <0x00>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x00>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
phandle = <0x220>;
|
|
};
|
|
|
|
qcom,cam-sensor12 {
|
|
status = "ok";
|
|
cell-index = <0x0c>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x04>;
|
|
sensor-position-roll = <0x10e>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0x00>;
|
|
actuator-src = <0xd4>;
|
|
eeprom-src = <0xd5>;
|
|
cam_vdig-supply = <0xd6>;
|
|
cam_vio-supply = <0xb6>;
|
|
cam_vana-supply = <0xd7>;
|
|
cam_v_custom2-supply = <0x25>;
|
|
pwm-property;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk", "cam_v_custom2";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0x294280>;
|
|
rgltr-max-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0x294280>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0xaae60>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xd8 0xd9>;
|
|
pinctrl-1 = <0xda 0xdb>;
|
|
gpios = <0xffffffff 0x68 0x00 0xffffffff 0x6d 0x00 0xffffffff 0x6a 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x01>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET1", "CAMIF_MCLK7";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x01>;
|
|
clocks = <0xffffffff 0x68 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x00>;
|
|
cam,core_voltage = <0x00>;
|
|
cam,upgrade = <0x00>;
|
|
cam,fw_write = <0x00>;
|
|
cam,fw_dump = <0x00>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x00>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
phandle = <0x221>;
|
|
};
|
|
|
|
qcom,cam-sensor3 {
|
|
status = "ok";
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x03>;
|
|
sensor-position-roll = <0x5a>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0xb4>;
|
|
eeprom-src = <0xdc>;
|
|
ois-src = <0xb9>;
|
|
actuator-src = <0xdd>;
|
|
led-flash-src = <0xde>;
|
|
cam_vdig-supply = <0xdf>;
|
|
cam_vio-supply = <0xb6>;
|
|
cam_vana-supply = <0xe0>;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0xc96a8 0x1b7740 0x2ab980 0x00>;
|
|
rgltr-max-voltage = <0xc96a8 0x1b7740 0x2ab980 0x00>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xe1 0xe2>;
|
|
pinctrl-1 = <0xe3 0xe4>;
|
|
gpios = <0xffffffff 0x67 0x00 0xffffffff 0x6c 0x00 0xffffffff 0x6a 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x01>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3", "CAMIF_MCLK7";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x00>;
|
|
clocks = <0xffffffff 0x66 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x00>;
|
|
cam,core_voltage = <0x00>;
|
|
cam,upgrade = <0x00>;
|
|
cam,fw_write = <0x00>;
|
|
cam,fw_dump = <0x00>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x01>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
phandle = <0x222>;
|
|
};
|
|
};
|
|
|
|
qcom,cci2@ac17000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,cci", "simple-bus";
|
|
reg = <0xac17000 0x1000>;
|
|
reg-names = "cci";
|
|
reg-cam-base = <0x17000>;
|
|
interrupt-names = "CCI2";
|
|
interrupts = <0x00 0x1ac 0x01>;
|
|
regulator-names = "gdscr";
|
|
gdscr-supply = <0xffffffff>;
|
|
clock-names = "cci_2_clk_src", "cci_2_clk";
|
|
clocks = <0xffffffff 0x0f 0xffffffff 0x0e>;
|
|
clock-rates = <0x23c3460 0x00>;
|
|
clock-cntl-level = "lowsvs";
|
|
src-clock-name = "cci_2_clk_src";
|
|
pctrl-idx-mapping = <0x00 0x01>;
|
|
pctrl-map-names = "m0", "m1";
|
|
pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
|
|
pinctrl-0 = <0xe5 0xe6>;
|
|
pinctrl-1 = <0xe7 0xe8>;
|
|
pinctrl-2 = <0xe9 0xea>;
|
|
pinctrl-3 = <0xeb 0xec>;
|
|
status = "ok";
|
|
phandle = <0x223>;
|
|
|
|
qcom,i2c_standard_mode {
|
|
hw-thigh = <0xc9>;
|
|
hw-tlow = <0xae>;
|
|
hw-tsu-sto = <0xcc>;
|
|
hw-tsu-sta = <0xe7>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0xa2>;
|
|
hw-tbuf = <0xe3>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x224>;
|
|
};
|
|
|
|
qcom,i2c_fast_mode {
|
|
hw-thigh = <0x26>;
|
|
hw-tlow = <0x38>;
|
|
hw-tsu-sto = <0x28>;
|
|
hw-tsu-sta = <0x28>;
|
|
hw-thd-dat = <0x16>;
|
|
hw-thd-sta = <0x23>;
|
|
hw-tbuf = <0x3e>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x06>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x225>;
|
|
};
|
|
|
|
qcom,i2c_custom_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x01>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x226>;
|
|
};
|
|
|
|
qcom,i2c_fast_plus_mode {
|
|
hw-thigh = <0x10>;
|
|
hw-tlow = <0x16>;
|
|
hw-tsu-sto = <0x11>;
|
|
hw-tsu-sta = <0x12>;
|
|
hw-thd-dat = <0x10>;
|
|
hw-thd-sta = <0x0f>;
|
|
hw-tbuf = <0x18>;
|
|
hw-scl-stretch-en = <0x00>;
|
|
hw-trdhld = <0x03>;
|
|
hw-tsp = <0x03>;
|
|
cci-clk-src = <0x23c3460>;
|
|
status = "ok";
|
|
phandle = <0x227>;
|
|
};
|
|
|
|
qcom,actuator2 {
|
|
status = "ok";
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,actuator";
|
|
slave-addr = <0x6a>;
|
|
cam_vaf-supply = <0xed>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vaf", "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-max-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-load-current = <0x2710 0x2710>;
|
|
qcom,cam-power-seq-type = "cam_vaf", "cam_vio";
|
|
qcom,cam-power-seq-cfg-val = <0x01 0x01>;
|
|
qcom,cam-power-seq-delay = <0x01 0x0c>;
|
|
cci-master = <0x00>;
|
|
phandle = <0xc2>;
|
|
};
|
|
|
|
qcom,cam-sensor6 {
|
|
status = "ok";
|
|
reg = <0x34>;
|
|
cell-index = <0x06>;
|
|
compatible = "qcom,cam-sensor";
|
|
csiphy-sd-index = <0x01>;
|
|
sensor-position-roll = <0x5a>;
|
|
sensor-position-pitch = <0x00>;
|
|
sensor-position-yaw = <0xb4>;
|
|
eeprom-src = <0xee>;
|
|
ois-src = <0xb9>;
|
|
actuator-src = <0xef>;
|
|
led-flash-src = <0xf0>;
|
|
cam_vdig-supply = <0xf1>;
|
|
cam_clk-supply = <0xffffffff>;
|
|
regulator-names = "cam_vdig", "cam_vana", "cam_clk";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0xcdfe6 0x1b7740 0x00>;
|
|
rgltr-max-voltage = <0xcdfe6 0x1b7740 0x00>;
|
|
rgltr-load-current = <0x30d40 0x30d40 0x00>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0xf2 0xf3 0xf4 0xf5>;
|
|
pinctrl-1 = <0xf6 0xf7 0xf8>;
|
|
gpios = <0xffffffff 0x64 0x00 0xffffffff 0xa3 0x00 0x70 0x04 0x00 0x70 0x07 0x00>;
|
|
gpio-reset = <0x01>;
|
|
gpio-custom1 = <0x02>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
|
|
gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
|
|
gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET6", "TELE5X_LDO_EN", "TELE5X_IO_LDO_EN";
|
|
sensor-mode = <0x00>;
|
|
cci-master = <0x01>;
|
|
clocks = <0xffffffff 0x60 0xffffffff 0x6e>;
|
|
clock-names = "cam_clk", "flicker_mclk7";
|
|
clock-cntl-level = "turbo";
|
|
clock-rates = <0x124f800 0x124f800>;
|
|
cam,isp = <0x00>;
|
|
cam,cal_memory = <0x02>;
|
|
cam,read_version = <0x00>;
|
|
cam,core_voltage = <0x00>;
|
|
cam,upgrade = <0x00>;
|
|
cam,fw_write = <0x00>;
|
|
cam,fw_dump = <0x00>;
|
|
cam,companion_chip = <0x00>;
|
|
cam,ois = <0x01>;
|
|
cam,dual_open = <0x00>;
|
|
cam,valid = <0x01>;
|
|
cam_vana-supply = <0xf9>;
|
|
gpio-custom2 = <0x03>;
|
|
phandle = <0x228>;
|
|
};
|
|
};
|
|
|
|
qcom,cam_smmu {
|
|
compatible = "qcom,msm-cam-smmu", "simple-bus";
|
|
status = "ok";
|
|
expanded_memory;
|
|
force_cache_allocs;
|
|
need_shared_buffer_padding;
|
|
#address-cells = <0x02>;
|
|
#size-cells = <0x02>;
|
|
|
|
msm_cam_smmu_ife {
|
|
compatible = "qcom,msm-cam-smmu-cb";
|
|
iommus = <0xffffffff 0x800 0x20>;
|
|
qcom,iommu-dma-addr-pool = <0x00 0x100000 0x0f 0xffe00000>;
|
|
qcom,iommu-faults = "stall-disable", "non-fatal";
|
|
dma-coherent;
|
|
cam-smmu-label = "ife", "sfe";
|
|
multiple-client-devices;
|
|
|
|
iova-mem-map {
|
|
phandle = <0x229>;
|
|
|
|
iova-mem-region-io {
|
|
iova-region-name = "io";
|
|
iova-region-start = <0x00 0x100000>;
|
|
iova-region-len = <0x0f 0xffe00000>;
|
|
iova-region-id = <0x03>;
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|
|
|
|
msm_cam_smmu_jpeg {
|
|
compatible = "qcom,msm-cam-smmu-cb";
|
|
iommus = <0xffffffff 0x18a0 0x40>;
|
|
cam-smmu-label = "jpeg";
|
|
qcom,iommu-faults = "stall-disable", "non-fatal";
|
|
qcom,iommu-dma-addr-pool = <0x00 0x100000 0x00 0xffe00000>;
|
|
dma-coherent;
|
|
|
|
iova-mem-map {
|
|
phandle = <0x22a>;
|
|
|
|
iova-mem-region-io {
|
|
iova-region-name = "io";
|
|
iova-region-start = <0x00 0x100000>;
|
|
iova-region-len = <0x00 0xffe00000>;
|
|
iova-region-id = <0x03>;
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|
|
|
|
msm_cam_smmu_icp {
|
|
compatible = "qcom,msm-cam-smmu-cb";
|
|
iommus = <0xffffffff 0x1820 0x00 0xffffffff 0x18c0 0x00 0xffffffff 0x1800 0x00 0xffffffff 0x1840 0x00 0xffffffff 0x1880 0x00>;
|
|
cam-smmu-label = "icp";
|
|
qcom,iommu-faults = "stall-disable", "non-fatal";
|
|
qcom,iommu-dma-addr-pool = <0x00 0xf9500000 0x0f 0x6a00000>;
|
|
dma-coherent;
|
|
|
|
iova-mem-map {
|
|
phandle = <0x22b>;
|
|
|
|
iova-mem-region-shared {
|
|
iova-region-name = "shared";
|
|
iova-region-start = <0x00 0xc0700000>;
|
|
iova-region-len = <0x00 0x38e00000>;
|
|
iova-region-id = <0x01>;
|
|
status = "ok";
|
|
};
|
|
|
|
iova-mem-region-fwuncached-region {
|
|
iova-region-name = "fw_uncached";
|
|
iova-region-start = <0x00 0xc0200000>;
|
|
iova-region-len = <0x00 0x500000>;
|
|
iova-region-id = <0x06>;
|
|
subregion_support;
|
|
status = "ok";
|
|
|
|
iova-mem-region-generic-region {
|
|
iova-region-name = "icp_hfi";
|
|
iova-region-start = <0x00 0xc0300000>;
|
|
iova-region-len = <0x00 0x200000>;
|
|
iova-region-id = <0x00>;
|
|
};
|
|
|
|
iova-mem-region-global-sync-region {
|
|
iova-region-name = "global_sync";
|
|
iova-region-start = <0x00 0xc0200000>;
|
|
iova-region-len = <0x00 0x100000>;
|
|
iova-region-id = <0x03>;
|
|
phy-addr = <0x82600000>;
|
|
};
|
|
};
|
|
|
|
iova-mem-device-region {
|
|
iova-region-name = "device";
|
|
iova-region-start = <0x00 0xc0100000>;
|
|
iova-region-len = <0x00 0x100000>;
|
|
iova-region-id = <0x07>;
|
|
subregion_support;
|
|
status = "ok";
|
|
|
|
iova-mem-region-synx-hwmutex {
|
|
iova-region-name = "synx_hwmutex";
|
|
iova-region-start = <0x00 0xc0100000>;
|
|
iova-region-len = <0x00 0x1000>;
|
|
iova-region-id = <0x01>;
|
|
phy-addr = <0x1f4a000>;
|
|
};
|
|
|
|
iova-mem-region-ipc-hwmutex {
|
|
iova-region-name = "ipc_hwmutex";
|
|
iova-region-start = <0x00 0xc0101000>;
|
|
iova-region-len = <0x00 0x1000>;
|
|
iova-region-id = <0x02>;
|
|
phy-addr = <0x1f4b000>;
|
|
};
|
|
|
|
iova-mem-region-global_cntr {
|
|
iova-region-name = "global_cntr";
|
|
iova-region-start = <0x00 0xc0102000>;
|
|
iova-region-len = <0x00 0x1000>;
|
|
iova-region-id = <0x04>;
|
|
phy-addr = "\f\"", "";
|
|
};
|
|
};
|
|
|
|
iova-mem-region-io {
|
|
iova-region-name = "io";
|
|
iova-region-start = <0x00 0xf9500000>;
|
|
iova-region-len = <0x0f 0x6a00000>;
|
|
iova-region-id = <0x03>;
|
|
status = "ok";
|
|
};
|
|
|
|
iova-mem-qdss-region {
|
|
iova-region-name = "qdss";
|
|
iova-region-start = <0x00 0xc0000000>;
|
|
iova-region-len = <0x00 0x100000>;
|
|
iova-region-id = <0x05>;
|
|
qdss-phy-addr = <0x16790000>;
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|
|
|
|
msm_cam_smmu_cdm {
|
|
compatible = "qcom,msm-cam-smmu-cb";
|
|
iommus = <0xffffffff 0x1860 0x00>;
|
|
cam-smmu-label = "rt-cdm";
|
|
qcom,iommu-faults = "stall-disable", "non-fatal";
|
|
qcom,iommu-dma-addr-pool = <0x00 0x100000 0x00 0xffe00000>;
|
|
dma-coherent;
|
|
multiple-client-devices;
|
|
|
|
iova-mem-map {
|
|
phandle = <0x22c>;
|
|
|
|
iova-mem-region-io {
|
|
iova-region-name = "io";
|
|
iova-region-start = <0x00 0x100000>;
|
|
iova-region-len = <0x00 0xffe00000>;
|
|
iova-region-id = <0x03>;
|
|
status = "ok";
|
|
};
|
|
};
|
|
};
|
|
|
|
msm_cam_smmu_secure {
|
|
compatible = "qcom,msm-cam-smmu-cb";
|
|
cam-smmu-label = "cam-secure";
|
|
qcom,secure-cb;
|
|
qti,smmu-proxy-cb-id = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,cam-cpas@ac13000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-cpas";
|
|
label = "cpas";
|
|
arch-compat = "cpas_top";
|
|
reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh", "cam_cesta";
|
|
reg = <0xac13000 0x1000 0xac19000 0xac80 0xbbf0000 0x1f00 0xadd7000 0x5000>;
|
|
reg-cam-base = <0x13000 0x19000 0xbbf0000 0xadd7000>;
|
|
interrupt-names = "cpas_camnoc";
|
|
interrupts = <0x00 0x1cb 0x01>;
|
|
camnoc-axi-min-ib-bw = <0xb2d05e00>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "cam_cc_slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "cam_cc_drv_ahb_clk", "cam_cc_fast_ahb_clk_src", "cam_cc_cpas_fast_ahb_clk", "camnoc_axi_rt_clk_src", "camnoc_axi_rt_clk", "camnoc_axi_nrt_clk", "cam_cc_drv_xo_clk", "cam_cc_pll0", "cam_cc_qdss_debug_xo_clk";
|
|
clocks = <0xffffffff 0x05 0xffffffff 0x06 0xffffffff 0x07 0xffffffff 0x9b 0xffffffff 0x11 0xffffffff 0x10 0xffffffff 0x3d 0xffffffff 0x3f 0xffffffff 0x14 0xffffffff 0x07 0xffffffff 0x06 0xffffffff 0x05 0xffffffff 0x3e 0xffffffff 0x70 0xffffffff 0x89>;
|
|
clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00>;
|
|
clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
|
|
src-clock-name = "camnoc_axi_rt_clk_src";
|
|
domain-id-support-clks = "ife_lite_csid_clk", "ife_lite_ahb", "csid_clk_src", "csid_clk";
|
|
clock-names-option = "cam_icp_clk", "ife_lite_csid_clk", "ife_lite_ahb", "csid_clk_src", "csid_clk";
|
|
clocks-option = <0xffffffff 0x42 0xffffffff 0x54 0xffffffff 0x50 0xffffffff 0x33 0xffffffff 0x32>;
|
|
clock-rates-option = <0x17d78400 0x00 0x00 0x00 0x00>;
|
|
shared-clks-option = <0x00 0x00 0x00 0x01 0x00>;
|
|
control-camnoc-axi-clk;
|
|
camnoc-bus-width = <0x20>;
|
|
camnoc-axi-clk-bw-margin-perc = <0x14>;
|
|
domain-id = <0x01 0x10 0x00 0x00>;
|
|
interconnect-names = "cam_ahb";
|
|
interconnects = <0xffffffff 0x03 0xffffffff 0x204>;
|
|
rpmh-bcm-info = <0x0d 0x04 0x800 0x00 0x04>;
|
|
cam-ahb-num-cases = <0x08>;
|
|
cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
|
|
vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
|
|
vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
|
|
client-id-based;
|
|
client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "csiphy6", "csiphy7", "cci0", "cci1", "cci2", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "sfe0", "sfe1", "sfe2", "custom0", "custom1", "ipe0", "rt-cdm0", "rt-cdm1", "rt-cdm2", "rt-cdm3", "rt-cdm4", "cam-cdm-intf0", "bps0", "icp0", "cre0", "jpeg-dma0", "jpeg-enc0", "jpeg-dma1", "jpeg-enc1", "tpg13", "tpg14", "tpg15";
|
|
sys-cache-names = "small-1", "large-1";
|
|
sys-cache-uids = <0x22 0x26>;
|
|
enable-smart-qos;
|
|
enable-cam-drv = <0x03>;
|
|
rt-wr-priority-min = <0x04>;
|
|
rt-wr-priority-max = <0x05>;
|
|
rt-wr-priority-clamp = <0x06>;
|
|
rt-wr-slope-factor = <0x46>;
|
|
rt-wr-leaststressed-clamp-threshold = <0x0a>;
|
|
rt-wr-moststressed-clamp-threshold = <0x06>;
|
|
rt-wr-highstress-indicator-threshold = <0x32>;
|
|
rt-wr-lowstress-indicator-threshold = <0x00>;
|
|
rt-wr-bw-ratio-scale-factor = <0x01>;
|
|
status = "ok";
|
|
|
|
camera-bus-nodes {
|
|
|
|
level3-nodes {
|
|
level-index = <0x03>;
|
|
|
|
level3-rt-rd-wr-sum {
|
|
cell-index = <0x00>;
|
|
node-name = "level3-rt-rd-wr-sum";
|
|
traffic-merge-type = <0x00>;
|
|
ib-bw-voting-needed;
|
|
rt-axi-port;
|
|
phandle = <0xfa>;
|
|
|
|
qcom,axi-port-mnoc {
|
|
interconnect-names = "cam_hf_0", "cam_ife_0_drv", "cam_ife_1_drv", "cam_ife_2_drv";
|
|
interconnects = <0xffffffff 0x0c 0xffffffff 0x200 0xffffffff 0x7d1 0xffffffff 0x9d0 0xffffffff 0xbb9 0xffffffff 0xdb8 0xffffffff 0xfa1 0xffffffff 0x11a0>;
|
|
};
|
|
};
|
|
|
|
level3-nrt0-rd-wr-sum {
|
|
cell-index = <0x01>;
|
|
node-name = "level3-nrt0-rd-wr-sum";
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0xfb>;
|
|
|
|
qcom,axi-port-mnoc {
|
|
interconnect-names = "cam_sf_0";
|
|
interconnects = <0xffffffff 0x0e 0xffffffff 0x200>;
|
|
};
|
|
};
|
|
|
|
level3-nrt1-rd-wr-sum {
|
|
cell-index = <0x02>;
|
|
node-name = "level3-nrt1-rd-wr-sum";
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0xfc>;
|
|
|
|
qcom,axi-port-mnoc {
|
|
interconnect-names = "cam_sf_icp";
|
|
interconnects = <0xffffffff 0x0d 0xffffffff 0x200>;
|
|
};
|
|
};
|
|
};
|
|
|
|
level2-nodes {
|
|
level-index = <0x02>;
|
|
camnoc-max-needed;
|
|
|
|
level2-rt-wr {
|
|
cell-index = <0x03>;
|
|
node-name = "level2-rt-wr";
|
|
parent-node = <0xfa>;
|
|
traffic-merge-type = <0x01>;
|
|
phandle = <0xfd>;
|
|
};
|
|
|
|
level2-rt-rd {
|
|
cell-index = <0x04>;
|
|
node-name = "level2-rt-rd";
|
|
parent-node = <0xfa>;
|
|
traffic-merge-type = <0x01>;
|
|
phandle = <0xfe>;
|
|
};
|
|
|
|
level2-nrt-wr {
|
|
cell-index = <0x05>;
|
|
node-name = "level2-nrt-wr";
|
|
parent-node = <0xfb>;
|
|
traffic-merge-type = <0x01>;
|
|
phandle = <0xff>;
|
|
};
|
|
|
|
level2-nrt-rd {
|
|
cell-index = <0x06>;
|
|
node-name = "level2-nrt-rd";
|
|
parent-node = <0xfb>;
|
|
traffic-merge-type = <0x01>;
|
|
phandle = <0x100>;
|
|
};
|
|
|
|
level2-icp-rd {
|
|
cell-index = <0x07>;
|
|
node-name = "level2-icp-rd";
|
|
parent-node = <0xfc>;
|
|
traffic-merge-type = <0x00>;
|
|
bus-width-factor = <0x04>;
|
|
phandle = <0x10b>;
|
|
};
|
|
};
|
|
|
|
level1-nodes {
|
|
level-index = <0x01>;
|
|
camnoc-max-needed;
|
|
|
|
level1-rt1-wr {
|
|
cell-index = <0x08>;
|
|
node-name = " level1-rt1-ife-ubwc-wr";
|
|
parent-node = <0xfd>;
|
|
traffic-merge-type = <0x00>;
|
|
rt-wr-niu;
|
|
niu-size = <0x86>;
|
|
priority-lut-low-offset = <0x9230>;
|
|
priority-lut-high-offset = <0x9234>;
|
|
phandle = <0x101>;
|
|
};
|
|
|
|
level1-rt2-wr {
|
|
cell-index = <0x09>;
|
|
node-name = "level1-rt2-ife-stats";
|
|
parent-node = <0xfd>;
|
|
traffic-merge-type = <0x00>;
|
|
rt-wr-niu;
|
|
niu-size = <0x24>;
|
|
priority-lut-low-offset = <0x9430>;
|
|
priority-lut-high-offset = <0x9434>;
|
|
phandle = <0x104>;
|
|
};
|
|
|
|
level1-rt3-wr {
|
|
cell-index = <0x0a>;
|
|
node-name = "level1-rt3-ife-pdaf-lite";
|
|
parent-node = <0xfd>;
|
|
traffic-merge-type = <0x00>;
|
|
rt-wr-niu;
|
|
niu-size = <0x5c>;
|
|
priority-lut-low-offset = <0x9630>;
|
|
priority-lut-high-offset = <0x9634>;
|
|
phandle = <0x103>;
|
|
};
|
|
|
|
level1-rt4-wr1 {
|
|
cell-index = <0x0b>;
|
|
node-name = "level1-rt4-ife-rdi-wr";
|
|
parent-node = <0xfd>;
|
|
traffic-merge-type = <0x00>;
|
|
rt-wr-niu;
|
|
niu-size = <0x86>;
|
|
priority-lut-low-offset = <0x9830>;
|
|
priority-lut-high-offset = <0x9834>;
|
|
phandle = <0x102>;
|
|
};
|
|
|
|
level1-rt0-rd {
|
|
cell-index = <0x0c>;
|
|
node-name = "level1-sfe-rd";
|
|
parent-node = <0xfe>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x105>;
|
|
};
|
|
|
|
level1-nrt2-wr {
|
|
cell-index = <0x0d>;
|
|
node-name = "level1-nrt2-wr";
|
|
parent-node = <0xff>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x106>;
|
|
};
|
|
|
|
level1-nrt1-wr {
|
|
cell-index = <0x0e>;
|
|
node-name = "level1-nrt0-wr1";
|
|
parent-node = <0xff>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x107>;
|
|
};
|
|
|
|
level1-nrt3-rd {
|
|
cell-index = <0x0f>;
|
|
node-name = "level1-nrt3-rd";
|
|
parent-node = <0x100>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x108>;
|
|
};
|
|
|
|
level1-nrt1-rd {
|
|
cell-index = <0x10>;
|
|
node-name = "level1-nrt1-rd";
|
|
parent-node = <0x100>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x109>;
|
|
};
|
|
|
|
level1-nrt0-rd {
|
|
cell-index = <0x11>;
|
|
node-name = "level1-nrt0-rd";
|
|
parent-node = <0x100>;
|
|
traffic-merge-type = <0x00>;
|
|
phandle = <0x10a>;
|
|
};
|
|
};
|
|
|
|
level0-nodes {
|
|
level-index = <0x00>;
|
|
|
|
ife0-ubwc-wr {
|
|
cell-index = <0x12>;
|
|
node-name = "ife0-ubwc-wr";
|
|
client-name = "ife0";
|
|
traffic-data = <0x106>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x01 0x02>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x101>;
|
|
phandle = <0x22d>;
|
|
};
|
|
|
|
ife1-ubwc-wr {
|
|
cell-index = <0x13>;
|
|
node-name = "ife1-ubwc-wr";
|
|
client-name = "ife1";
|
|
traffic-data = <0x106>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x01 0x02>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x101>;
|
|
phandle = <0x22e>;
|
|
};
|
|
|
|
ife2-ubwc-wr {
|
|
cell-index = <0x14>;
|
|
node-name = "ife2-ubwc-wr";
|
|
client-name = "ife2";
|
|
traffic-data = <0x106>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x01 0x02>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x101>;
|
|
phandle = <0x22f>;
|
|
};
|
|
|
|
ife0-rdi-pixel-raw-wr {
|
|
cell-index = <0x15>;
|
|
node-name = "ife0-rdi-pixel-raw-wr";
|
|
client-name = "ife0";
|
|
traffic-data = <0x104>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x04 0x05 0x06 0x09>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x230>;
|
|
};
|
|
|
|
ife1-rdi-pixel-raw-wr {
|
|
cell-index = <0x16>;
|
|
node-name = "ife1-rdi-pixel-raw-wr";
|
|
client-name = "ife1";
|
|
traffic-data = <0x104>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x04 0x05 0x06 0x09>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x231>;
|
|
};
|
|
|
|
ife2-rdi-pixel-raw-wr {
|
|
cell-index = <0x17>;
|
|
node-name = "ife2-rdi-pixel-raw-wr";
|
|
client-name = "ife2";
|
|
traffic-data = <0x104>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x04 0x05 0x06 0x09>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x232>;
|
|
};
|
|
|
|
sfe0-all-wr {
|
|
cell-index = <0x18>;
|
|
node-name = "sfe0-all-wr";
|
|
client-name = "sfe0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x233>;
|
|
};
|
|
|
|
sfe1-all-wr {
|
|
cell-index = <0x19>;
|
|
node-name = "sfe1-all-wr";
|
|
client-name = "sfe1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x234>;
|
|
};
|
|
|
|
sfe2-all-wr {
|
|
cell-index = <0x1a>;
|
|
node-name = "sfe2-all-wr";
|
|
client-name = "sfe2";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x235>;
|
|
};
|
|
|
|
custom0-wr {
|
|
cell-index = <0x1b>;
|
|
node-name = "custom0-wr";
|
|
client-name = "custom0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x236>;
|
|
};
|
|
|
|
custom1-wr {
|
|
cell-index = <0x1c>;
|
|
node-name = "custom1-wr";
|
|
client-name = "custom1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x102>;
|
|
phandle = <0x237>;
|
|
};
|
|
|
|
ife0-pdaf-linear-wr {
|
|
cell-index = <0x1d>;
|
|
node-name = "ife0-pdaf-linear-wr";
|
|
client-name = "ife0";
|
|
traffic-data = <0x109>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x08 0x00>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x103>;
|
|
phandle = <0x238>;
|
|
};
|
|
|
|
ife1-pdaf-linear-wr {
|
|
cell-index = <0x1e>;
|
|
node-name = "ife1-pdaf-linear-wr";
|
|
client-name = "ife1";
|
|
traffic-data = <0x109>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x08 0x00>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x103>;
|
|
phandle = <0x239>;
|
|
};
|
|
|
|
ife2-pdaf-linear-wr {
|
|
cell-index = <0x1f>;
|
|
node-name = "ife2-pdaf-linear-wr";
|
|
client-name = "ife2";
|
|
traffic-data = <0x109>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x08 0x00>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x103>;
|
|
phandle = <0x23a>;
|
|
};
|
|
|
|
ife4-rdi-stats-pixel-raw-wr {
|
|
cell-index = <0x20>;
|
|
node-name = "ife4-rdi-stats-pixel-raw-wr";
|
|
client-name = "ife4";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
|
|
parent-node = <0x103>;
|
|
phandle = <0x23b>;
|
|
};
|
|
|
|
ife3-rdi-stats-pixel-raw-wr {
|
|
cell-index = <0x21>;
|
|
node-name = "ife3-rdi-stats-pixel-raw-wr";
|
|
client-name = "ife3";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
|
|
parent-node = <0x103>;
|
|
phandle = <0x23c>;
|
|
};
|
|
|
|
ife0-stats-wr {
|
|
cell-index = <0x22>;
|
|
node-name = "ife0-stats-wr";
|
|
client-name = "ife0";
|
|
traffic-data = <0x03>;
|
|
traffic-transaction-type = <0x01>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x104>;
|
|
phandle = <0x23d>;
|
|
};
|
|
|
|
ife1-stats-wr {
|
|
cell-index = <0x23>;
|
|
node-name = "ife1-stats-wr";
|
|
client-name = "ife1";
|
|
traffic-data = <0x03>;
|
|
traffic-transaction-type = <0x01>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x104>;
|
|
phandle = <0x23e>;
|
|
};
|
|
|
|
ife2-stats-wr {
|
|
cell-index = <0x24>;
|
|
node-name = "ife2-stats-wr";
|
|
client-name = "ife2";
|
|
traffic-data = <0x03>;
|
|
traffic-transaction-type = <0x01>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x104>;
|
|
phandle = <0x23f>;
|
|
};
|
|
|
|
sfe0-all-rd {
|
|
cell-index = <0x25>;
|
|
node-name = "sfe0-all-rd";
|
|
client-name = "sfe0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x01>;
|
|
parent-node = <0x105>;
|
|
phandle = <0x240>;
|
|
};
|
|
|
|
sfe1-all-rd {
|
|
cell-index = <0x26>;
|
|
node-name = "sfe1-all-rd";
|
|
client-name = "sfe1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x02>;
|
|
parent-node = <0x105>;
|
|
phandle = <0x241>;
|
|
};
|
|
|
|
sfe2-all-rd {
|
|
cell-index = <0x27>;
|
|
node-name = "sfe2-all-rd";
|
|
client-name = "sfe2";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
|
|
drv-voting-index = <0x03>;
|
|
parent-node = <0x105>;
|
|
phandle = <0x242>;
|
|
};
|
|
|
|
custom0-rd {
|
|
cell-index = <0x28>;
|
|
node-name = "custom0-rd";
|
|
client-name = "custom0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x105>;
|
|
phandle = <0x243>;
|
|
};
|
|
|
|
custom1-rd {
|
|
cell-index = <0x29>;
|
|
node-name = "custom1-rd";
|
|
client-name = "custom1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x105>;
|
|
phandle = <0x244>;
|
|
};
|
|
|
|
ipe0-all-wr {
|
|
cell-index = <0x2a>;
|
|
node-name = "ipe0-all-wr";
|
|
client-name = "ipe0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
constituent-paths = <0x22 0x23 0x24 0x25>;
|
|
parent-node = <0xff>;
|
|
phandle = <0x245>;
|
|
};
|
|
|
|
bps0-all-wr {
|
|
cell-index = <0x2b>;
|
|
node-name = "bps0-all-wr";
|
|
client-name = "bps0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x106>;
|
|
phandle = <0x246>;
|
|
};
|
|
|
|
cre0-all-wr {
|
|
cell-index = <0x2c>;
|
|
node-name = "cre0-all-wr";
|
|
client-name = "cre0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x106>;
|
|
phandle = <0x247>;
|
|
};
|
|
|
|
jpeg-enc0-all-wr {
|
|
cell-index = <0x2d>;
|
|
node-name = "jpeg-enc0-all-wr";
|
|
client-name = "jpeg-enc0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x107>;
|
|
phandle = <0x248>;
|
|
};
|
|
|
|
jpeg-dma0-all-wr {
|
|
cell-index = <0x2e>;
|
|
node-name = "jpeg-dma0-all-wr";
|
|
client-name = "jpeg-dma0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x107>;
|
|
phandle = <0x249>;
|
|
};
|
|
|
|
jpeg-enc1-all-wr {
|
|
cell-index = <0x2f>;
|
|
node-name = "jpeg-enc1-all-wr";
|
|
client-name = "jpeg-enc1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x107>;
|
|
phandle = <0x24a>;
|
|
};
|
|
|
|
jpeg-dma1-all-wr {
|
|
cell-index = <0x30>;
|
|
node-name = "jpeg-dma1-all-wr";
|
|
client-name = "jpeg-dma1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x01>;
|
|
parent-node = <0x107>;
|
|
phandle = <0x24b>;
|
|
};
|
|
|
|
cre0-all-rd {
|
|
cell-index = <0x31>;
|
|
node-name = "cre0-all-rd";
|
|
client-name = "cre0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x108>;
|
|
phandle = <0x24c>;
|
|
};
|
|
|
|
bps0-all-rd {
|
|
cell-index = <0x32>;
|
|
node-name = "bps0-all-rd";
|
|
client-name = "bps0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x108>;
|
|
phandle = <0x24d>;
|
|
};
|
|
|
|
jpeg0-enc0-all-rd {
|
|
cell-index = <0x33>;
|
|
node-name = "jpeg-enc0-rd";
|
|
client-name = "jpeg-enc0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x109>;
|
|
phandle = <0x24e>;
|
|
};
|
|
|
|
jpeg0-dma0-all-rd {
|
|
cell-index = <0x34>;
|
|
node-name = "jpeg-dma0-rd";
|
|
client-name = "jpeg-dma0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x109>;
|
|
phandle = <0x24f>;
|
|
};
|
|
|
|
jpeg1-enc1-all-rd {
|
|
cell-index = <0x35>;
|
|
node-name = "jpeg-enc1-rd";
|
|
client-name = "jpeg-enc1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x109>;
|
|
phandle = <0x250>;
|
|
};
|
|
|
|
jpeg1-dma1-all-rd {
|
|
cell-index = <0x36>;
|
|
node-name = "jpeg-dma1-rd";
|
|
client-name = "jpeg-dma1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x109>;
|
|
phandle = <0x251>;
|
|
};
|
|
|
|
ipe0-ref-rd {
|
|
cell-index = <0x37>;
|
|
node-name = "ipe0-ref-rd";
|
|
client-name = "ipe0";
|
|
traffic-data = <0x21>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x100>;
|
|
phandle = <0x252>;
|
|
};
|
|
|
|
ipe0-in-rd {
|
|
cell-index = <0x38>;
|
|
node-name = "ipe0-in-rd";
|
|
client-name = "ipe0";
|
|
traffic-data = <0x20>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x100>;
|
|
phandle = <0x253>;
|
|
};
|
|
|
|
rt-cdm0-all-rd {
|
|
cell-index = <0x39>;
|
|
node-name = "rt-cdm0-all-rd";
|
|
client-name = "rt-cdm0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10a>;
|
|
phandle = <0x254>;
|
|
};
|
|
|
|
rt-cdm1-all-rd {
|
|
cell-index = <0x3a>;
|
|
node-name = "rt-cdm1-all-rd";
|
|
client-name = "rt-cdm1";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10a>;
|
|
phandle = <0x255>;
|
|
};
|
|
|
|
rt-cdm2-all-rd {
|
|
cell-index = <0x3b>;
|
|
node-name = "rt-cdm2-all-rd";
|
|
client-name = "rt-cdm2";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10a>;
|
|
phandle = <0x256>;
|
|
};
|
|
|
|
rt-cdm3-all-rd {
|
|
cell-index = <0x3c>;
|
|
node-name = "rt-cdm3-all-rd";
|
|
client-name = "rt-cdm3";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10a>;
|
|
phandle = <0x257>;
|
|
};
|
|
|
|
rt-cdm4-all-rd {
|
|
cell-index = <0x3d>;
|
|
node-name = "rt-cdm4-all-rd";
|
|
client-name = "rt-cdm4";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10a>;
|
|
phandle = <0x258>;
|
|
};
|
|
|
|
icp0-all-rd {
|
|
cell-index = <0x3e>;
|
|
node-name = "icp0-all-rd";
|
|
client-name = "icp0";
|
|
traffic-data = <0x100>;
|
|
traffic-transaction-type = <0x00>;
|
|
parent-node = <0x10b>;
|
|
phandle = <0x259>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
qcom,cam-cdm-intf {
|
|
compatible = "qcom,cam-cdm-intf";
|
|
cell-index = <0x00>;
|
|
label = "cam-cdm-intf";
|
|
num-hw-cdm = <0x01>;
|
|
cdm-client-names = "vfe", "jpegdma", "jpegenc";
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,rt-cdm0@ac25000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-rt-cdm2_1";
|
|
label = "rt-cdm";
|
|
reg = <0xac25000 0x580>;
|
|
reg-names = "rt-cdm0";
|
|
reg-cam-base = <0x25000>;
|
|
interrupt-names = "rt-cdm0";
|
|
interrupts = <0x00 0x1c8 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "cam_cc_cpas_ahb_clk";
|
|
clocks = <0xffffffff 0x11>;
|
|
clock-rates = <0x00>;
|
|
clock-cntl-level = "turbo";
|
|
nrt-device;
|
|
cdm-client-names = "ife0", "dualife0";
|
|
config-fifo;
|
|
fifo-depths = <0x40 0x00 0x00 0x00>;
|
|
cam_hw_pid = <0x19>;
|
|
cam-hw-mid = <0x00>;
|
|
single-context-cdm;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,rt-cdm1@ac26000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,cam-rt-cdm2_1";
|
|
label = "rt-cdm";
|
|
reg = <0xac26000 0x580>;
|
|
reg-names = "rt-cdm1";
|
|
reg-cam-base = <0x26000>;
|
|
interrupt-names = "rt-cdm1";
|
|
interrupts = <0x00 0x297 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "cam_cc_cpas_ahb_clk";
|
|
clocks = <0xffffffff 0x11>;
|
|
clock-rates = <0x00>;
|
|
clock-cntl-level = "turbo";
|
|
nrt-device;
|
|
cdm-client-names = "ife1", "dualife1";
|
|
config-fifo;
|
|
fifo-depths = <0x40 0x00 0x00 0x00>;
|
|
cam_hw_pid = <0x1a>;
|
|
cam-hw-mid = <0x00>;
|
|
single-context-cdm;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,rt-cdm2@ac27000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,cam-rt-cdm2_1";
|
|
label = "rt-cdm";
|
|
reg = <0xac27000 0x580>;
|
|
reg-names = "rt-cdm2";
|
|
reg-cam-base = <0x27000>;
|
|
interrupt-names = "rt-cdm2";
|
|
interrupts = <0x00 0x2bd 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "cam_cc_cpas_ahb_clk";
|
|
clocks = <0xffffffff 0x11>;
|
|
clock-rates = <0x00>;
|
|
clock-cntl-level = "turbo";
|
|
nrt-device;
|
|
cdm-client-names = "ife2", "dualife2";
|
|
config-fifo;
|
|
fifo-depths = <0x40 0x00 0x00 0x00>;
|
|
cam_hw_pid = <0x1b>;
|
|
cam-hw-mid = <0x00>;
|
|
single-context-cdm;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,rt-cdm3@ac28000 {
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,cam-rt-cdm2_1";
|
|
label = "rt-cdm";
|
|
reg = <0xac28000 0x580>;
|
|
reg-names = "rt-cdm3";
|
|
reg-cam-base = <0x28000>;
|
|
interrupt-names = "rt-cdm3";
|
|
interrupts = <0x00 0x15c 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "cam_cc_cpas_ahb_clk";
|
|
clocks = <0xffffffff 0x11>;
|
|
clock-rates = <0x00>;
|
|
clock-cntl-level = "turbo";
|
|
nrt-device;
|
|
cdm-client-names = "ife3";
|
|
config-fifo;
|
|
fifo-depths = <0x40 0x00 0x00 0x00>;
|
|
cam_hw_pid = <0x18>;
|
|
cam-hw-mid = <0x00>;
|
|
single-context-cdm;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,rt-cdm4@ac29000 {
|
|
cell-index = <0x04>;
|
|
compatible = "qcom,cam-rt-cdm2_1";
|
|
label = "rt-cdm";
|
|
reg = <0xac29000 0x580>;
|
|
reg-names = "rt-cdm4";
|
|
reg-cam-base = <0x29000>;
|
|
interrupt-names = "rt-cdm4";
|
|
interrupts = <0x00 0x15d 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
clock-names = "cam_cc_cpas_ahb_clk";
|
|
clocks = <0xffffffff 0x11>;
|
|
clock-rates = <0x00>;
|
|
clock-cntl-level = "turbo";
|
|
nrt-device;
|
|
cdm-client-names = "ife4";
|
|
config-fifo;
|
|
fifo-depths = <0x40 0x00 0x00 0x00>;
|
|
cam_hw_pid = <0x1e>;
|
|
cam-hw-mid = <0x00>;
|
|
single-context-cdm;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,cam-isp {
|
|
compatible = "qcom,cam-isp";
|
|
arch-compat = "ife";
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,sfe0@ac9e000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,sfe880";
|
|
reg-names = "sfe0";
|
|
reg = <0xac9e000 0x8000>;
|
|
reg-cam-base = <0x9e000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "sfe0";
|
|
interrupts = <0x00 0x1b4 0x01>;
|
|
regulator-names = "gdsc", "sfe0";
|
|
gdsc-supply = <0xffffffff>;
|
|
sfe0-supply = <0xffffffff>;
|
|
clock-names = "sfe_0_fast_ahb", "sfe_0_clk_src", "sfe_0_clk", "cam_cc_cpas_sfe_0_clk";
|
|
clocks = <0xffffffff 0x8f 0xffffffff 0x8e 0xffffffff 0x8d 0xffffffff 0x1b>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "sfe_0_clk_src";
|
|
cam_hw_pid = <0x0b 0x00>;
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x25a>;
|
|
};
|
|
|
|
qcom,sfe1@aca6000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,sfe880";
|
|
reg-names = "sfe1";
|
|
reg = <0xaca6000 0x8000>;
|
|
reg-cam-base = "", "\n`";
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "sfe1";
|
|
interrupts = <0x00 0x1b1 0x01>;
|
|
regulator-names = "gdsc", "sfe1";
|
|
gdsc-supply = <0xffffffff>;
|
|
sfe1-supply = <0xffffffff>;
|
|
clock-names = "sfe_1_fast_ahb", "sfe_1_clk_src", "sfe_1_clk", "cam_cc_cpas_sfe_1_clk";
|
|
clocks = <0xffffffff 0x93 0xffffffff 0x92 0xffffffff 0x91 0xffffffff 0x1c>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "sfe_1_clk_src";
|
|
cam_hw_pid = <0x0c 0x01>;
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x25b>;
|
|
};
|
|
|
|
qcom,sfe2@acae000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,sfe880";
|
|
reg-names = "sfe2";
|
|
reg = <0xacae000 0x8000>;
|
|
reg-cam-base = <0xae000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "sfe2";
|
|
interrupts = <0x00 0x1ad 0x01>;
|
|
regulator-names = "gdsc", "sfe2";
|
|
gdsc-supply = <0xffffffff>;
|
|
sfe2-supply = <0xffffffff>;
|
|
clock-names = "sfe_2_fast_ahb", "sfe_2_clk_src", "sfe_2_clk", "cam_cc_cpas_sfe_2_clk";
|
|
clocks = <0xffffffff 0x97 0xffffffff 0x96 0xffffffff 0x95 0xffffffff 0x1d>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "sfe_2_clk_src";
|
|
cam_hw_pid = <0x0d 0x02>;
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x25c>;
|
|
};
|
|
|
|
qcom,csid0@acb7000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,csid880";
|
|
reg-names = "csid", "csid_top";
|
|
reg = <0xacb8000 0xd00 0xacb6000 0x1000>;
|
|
reg-cam-base = <0xb8000 0xb6000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "csid0";
|
|
interrupts = <0x00 0x259 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x01 0x00 0x00>;
|
|
clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x33 0xffffffff 0x32 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "csid_clk_src";
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x25d>;
|
|
};
|
|
|
|
qcom,ife0@ac62000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,vfe880";
|
|
reg-names = "ife", "cam_camnoc";
|
|
reg = <0xac62000 0xf000 0xac19000 0xac80>;
|
|
reg-cam-base = <0x62000 0x19000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "ife0";
|
|
interrupts = <0x00 0x25a 0x01>;
|
|
regulator-names = "gdsc", "ife0";
|
|
gdsc-supply = <0xffffffff>;
|
|
ife0-supply = <0xffffffff>;
|
|
clock-names = "ife_0_fast_ahb", "ife_0_clk_src", "ife_0_clk", "cam_cc_cpas_ife_0_clk";
|
|
clocks = <0xffffffff 0x46 0xffffffff 0x45 0xffffffff 0x44 0xffffffff 0x15>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_0_clk_src";
|
|
clock-control-debugfs = "true";
|
|
ubwc-static-cfg = <0x1026 0x1036>;
|
|
cam_hw_pid = <0x10 0x14 0x18 0x08>;
|
|
status = "ok";
|
|
phandle = <0x25e>;
|
|
};
|
|
|
|
qcom,csid1@acb9000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,csid880";
|
|
reg-names = "csid", "csid_top";
|
|
reg = <0xacba000 0xd00 0xacb6000 0x1000>;
|
|
reg-cam-base = <0xba000 0xb6000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "csid1";
|
|
interrupts = <0x00 0x25b 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x01 0x00 0x00>;
|
|
clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x33 0xffffffff 0x32 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "csid_clk_src";
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x25f>;
|
|
};
|
|
|
|
qcom,ife1@ac71000 {
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,vfe880";
|
|
reg-names = "ife", "cam_camnoc";
|
|
reg = <0xac71000 0xf000 0xac19000 0xac80>;
|
|
reg-cam-base = <0x71000 0x19000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "ife1";
|
|
interrupts = <0x00 0x25c 0x01>;
|
|
regulator-names = "gdsc", "ife1";
|
|
gdsc-supply = <0xffffffff>;
|
|
ife1-supply = <0xffffffff>;
|
|
clock-names = "ife_1_fast_ahb", "ife_1_clk_src", "ife_1_clk", "cam_cc_cpas_ife_1_clk";
|
|
clocks = <0xffffffff 0x4a 0xffffffff 0x49 0xffffffff 0x48 0xffffffff 0x16>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_1_clk_src";
|
|
clock-control-debugfs = "true";
|
|
ubwc-static-cfg = <0x1026 0x1036>;
|
|
cam_hw_pid = <0x11 0x15 0x19 0x09>;
|
|
status = "ok";
|
|
phandle = <0x260>;
|
|
};
|
|
|
|
qcom,csid2@acbb000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,csid880";
|
|
reg-names = "csid", "csid_top";
|
|
reg = <0xacbc000 0xd00 0xacb6000 0x1000>;
|
|
reg-cam-base = <0xbc000 0xb6000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "csid2";
|
|
interrupts = <0x00 0x1af 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x01 0x00 0x00>;
|
|
clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x33 0xffffffff 0x32 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "csid_clk_src";
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x261>;
|
|
};
|
|
|
|
qcom,ife2@ac80000 {
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,vfe880";
|
|
reg-names = "ife", "cam_camnoc";
|
|
reg = <0xac80000 0xf000 0xac19000 0xac80>;
|
|
reg-cam-base = <0x80000 0x19000>;
|
|
rt-wrapper-base = <0x62000>;
|
|
interrupt-names = "ife2";
|
|
interrupts = <0x00 0x2b0 0x01>;
|
|
regulator-names = "gdsc", "ife2";
|
|
gdsc-supply = <0xffffffff>;
|
|
ife2-supply = <0xffffffff>;
|
|
clock-names = "ife_2_fast_ahb", "ife_2_clk_src", "ife_2_clk", "cam_cc_cpas_ife_2_clk";
|
|
clocks = <0xffffffff 0x4e 0xffffffff 0x4d 0xffffffff 0x4c 0xffffffff 0x17>;
|
|
clock-rates = <0x00 0x1bc69880 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_2_clk_src";
|
|
clock-control-debugfs = "true";
|
|
ubwc-static-cfg = <0x1026 0x1036>;
|
|
cam_hw_pid = <0x12 0x16 0x1a 0x0a>;
|
|
status = "ok";
|
|
phandle = <0x262>;
|
|
};
|
|
|
|
qcom,csid-lite0@acca000 {
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,csid-lite880";
|
|
reg-names = "csid-lite";
|
|
reg = <0xaccb000 0xa00>;
|
|
reg-cam-base = <0xcb000>;
|
|
rt-wrapper-base = <0xca000>;
|
|
interrupt-names = "csid-lite0";
|
|
interrupts = <0x00 0x25d 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
|
|
clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
|
|
clocks = <0xffffffff 0x50 0xffffffff 0x55 0xffffffff 0x54 0xffffffff 0x53 0xffffffff 0x51 0xffffffff 0x18>;
|
|
clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_lite_csid_clk_src";
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x263>;
|
|
};
|
|
|
|
qcom,ife-lite0@acca000 {
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,vfe-lite880";
|
|
reg-names = "ife-lite";
|
|
reg = <0xaccb000 0x2800>;
|
|
reg-cam-base = <0xcb000>;
|
|
rt-wrapper-base = <0xca000>;
|
|
interrupt-names = "ife-lite0";
|
|
interrupts = <0x00 0x25e 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
|
|
clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
|
|
clocks = <0xffffffff 0x50 0xffffffff 0x54 0xffffffff 0x53 0xffffffff 0x52 0xffffffff 0x51 0xffffffff 0x18>;
|
|
clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_lite_clk_src";
|
|
clock-control-debugfs = "true";
|
|
cam_hw_pid = <0x1b>;
|
|
status = "ok";
|
|
phandle = <0x264>;
|
|
};
|
|
|
|
qcom,csid-lite1@accf000 {
|
|
cell-index = <0x04>;
|
|
compatible = "qcom,csid-lite880";
|
|
reg-names = "csid-lite";
|
|
reg = <0xacd0000 0xa00>;
|
|
reg-cam-base = <0xd0000>;
|
|
rt-wrapper-base = <0xca000>;
|
|
interrupt-names = "csid-lite1";
|
|
interrupts = <0x00 0x178 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
|
|
clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
|
|
clocks = <0xffffffff 0x50 0xffffffff 0x55 0xffffffff 0x54 0xffffffff 0x53 0xffffffff 0x51 0xffffffff 0x18>;
|
|
clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_lite_csid_clk_src";
|
|
clock-control-debugfs = "true";
|
|
status = "ok";
|
|
phandle = <0x265>;
|
|
};
|
|
|
|
qcom,ife-lite1@accf000 {
|
|
cell-index = <0x04>;
|
|
compatible = "qcom,vfe-lite880";
|
|
reg-names = "ife-lite";
|
|
reg = <0xacd0000 0x2800>;
|
|
reg-cam-base = <0xd0000>;
|
|
rt-wrapper-base = <0xca000>;
|
|
interrupt-names = "ife-lite1";
|
|
interrupts = <0x00 0x179 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
|
|
clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
|
|
clocks = <0xffffffff 0x50 0xffffffff 0x54 0xffffffff 0x53 0xffffffff 0x52 0xffffffff 0x51 0xffffffff 0x18>;
|
|
clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
src-clock-name = "ife_lite_clk_src";
|
|
clock-control-debugfs = "true";
|
|
cam_hw_pid = <0x1c>;
|
|
status = "ok";
|
|
phandle = <0x266>;
|
|
};
|
|
|
|
qcom,tpg13@acf6000 {
|
|
cell-index = <0x0d>;
|
|
phy-id = <0x00>;
|
|
compatible = "qcom,cam-tpg104";
|
|
reg-names = "tpg0", "cam_cpas_top";
|
|
reg = <0xacf6000 0x400 0xac13000 0x1000>;
|
|
reg-cam-base = <0xf6000 0x13000>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
interrupt-names = "tpg0";
|
|
interrupts = <0x00 0x19d 0x01>;
|
|
shared-clks = <0x01 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
status = "ok";
|
|
phandle = <0x267>;
|
|
};
|
|
|
|
qcom,tpg14@acf7000 {
|
|
cell-index = <0x0e>;
|
|
phy-id = <0x01>;
|
|
compatible = "qcom,cam-tpg104";
|
|
reg-names = "tpg1", "cam_cpas_top";
|
|
reg = <0xacf7000 0x400 0xac13000 0x1000>;
|
|
reg-cam-base = <0xf7000 0x13000>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
interrupt-names = "tpg1";
|
|
interrupts = <0x00 0x1a0 0x01>;
|
|
shared-clks = <0x01 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
status = "ok";
|
|
phandle = <0x268>;
|
|
};
|
|
|
|
qcom,tpg15@acf8000 {
|
|
cell-index = <0x0f>;
|
|
phy-id = <0x02>;
|
|
compatible = "qcom,cam-tpg104";
|
|
reg-names = "tpg2", "cam_cpas_top";
|
|
reg = <0xacf8000 0x400 0xac13000 0x1000>;
|
|
reg-cam-base = <0xf8000 0x13000>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
interrupt-names = "tpg2";
|
|
interrupts = <0x00 0x1a1 0x01>;
|
|
shared-clks = <0x01 0x00>;
|
|
clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
|
|
clocks = <0xffffffff 0x1e 0xffffffff 0x34>;
|
|
clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
|
|
clock-cntl-level = "lowsvs", "nominal";
|
|
src-clock-name = "cphy_rx_clk_src";
|
|
status = "ok";
|
|
phandle = <0x269>;
|
|
};
|
|
|
|
qcom,cam-icp {
|
|
compatible = "qcom,cam-icp";
|
|
compat-hw-name = "qcom,icp", "qcom,ipe0", "qcom,bps";
|
|
num-icp = <0x01>;
|
|
num-ipe = <0x01>;
|
|
num-bps = <0x01>;
|
|
status = "ok";
|
|
icp_pc_en;
|
|
icp_use_pil;
|
|
ipe_bps_pc_en;
|
|
synx_signaling_en;
|
|
};
|
|
|
|
qcom,icp@ac00000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-icp_v2_1";
|
|
icp-version = <0x201>;
|
|
reg = <0xac01000 0x1000 0xac04000 0x1000>;
|
|
reg-names = "icp_csr", "icp_wd0";
|
|
reg-cam-base = <0x1000 0x4000>;
|
|
interrupt-names = "icp";
|
|
interrupts = <0x00 0x1cf 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
memory-region = <0xffffffff>;
|
|
clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk", "camcc_debug_clk";
|
|
clocks = <0xffffffff 0x41 0xffffffff 0x43 0xffffffff 0x42 0xffffffff 0x89>;
|
|
clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
nrt-device;
|
|
src-clock-name = "icp_clk_src";
|
|
clock-control-debugfs = "true";
|
|
fw_name = "CAMERA_ICP";
|
|
ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
|
|
ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
|
|
ubwc-bps-fetch-cfg = <0x707b 0x7083>;
|
|
ubwc-bps-write-cfg = <0x161ef 0x1620f>;
|
|
qos-val = <0x808>;
|
|
cam_hw_pid = <0x0b>;
|
|
status = "ok";
|
|
phandle = <0x26a>;
|
|
};
|
|
|
|
qcom,ipe0@ac42000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-ipe680";
|
|
reg = <0xac42000 0x18000>;
|
|
reg-names = "ipe0_top";
|
|
reg-cam-base = <0x42000>;
|
|
regulator-names = "ipe0-vdd";
|
|
ipe0-vdd-supply = <0xffffffff>;
|
|
clock-names = "ipe_nps_ahb_clk", "ipe_nps_fast_ahb_clk", "ipe_pps_fast_ahb_clk", "ipe_nps_clk_src", "ipe_nps_clk", "ipe_pps_clk", "cam_cc_cpas_ipe_nps_clk";
|
|
clocks = <0xffffffff 0x56 0xffffffff 0x59 0xffffffff 0x5b 0xffffffff 0x58 0xffffffff 0x57 0xffffffff 0x5a 0xffffffff 0x19>;
|
|
clock-rates = <0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x00 0x00 0x2245cdc0 0x00 0x00 0x00 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x00 0x00 0x00 0x312c8040 0x00 0x00 0x00 0x00 0x00 0x00 0x312c8040 0x00 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
nrt-device;
|
|
src-clock-name = "ipe_nps_clk_src";
|
|
clock-control-debugfs = "true";
|
|
cam_hw_pid = <0x0f 0x0e 0x0d 0x1f>;
|
|
status = "ok";
|
|
phandle = <0x26b>;
|
|
};
|
|
|
|
qcom,bps@ac2c000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-bps680";
|
|
reg = <0xac2c000 0xb000>;
|
|
reg-names = "bps_top";
|
|
reg-cam-base = <0x2c000>;
|
|
regulator-names = "bps-vdd";
|
|
bps-vdd-supply = <0xffffffff>;
|
|
clock-names = "bps_ahb_clk", "bps_fast_ahb_clk", "bps_clk_src", "bps_clk", "cam_cc_cpas_bps_clk";
|
|
clocks = <0xffffffff 0x00 0xffffffff 0x03 0xffffffff 0x02 0xffffffff 0x01 0xffffffff 0x12>;
|
|
clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
|
|
clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
|
|
nrt-device;
|
|
src-clock-name = "bps_clk_src";
|
|
clock-control-debugfs = "true";
|
|
cam_hw_pid = <0x06 0x1e>;
|
|
status = "ok";
|
|
phandle = <0x26c>;
|
|
};
|
|
|
|
qcom,cam-jpeg {
|
|
compatible = "qcom,cam-jpeg";
|
|
compat-hw-name = "qcom,jpegenc0", "qcom,jpegdma0";
|
|
num-jpeg-enc = <0x01>;
|
|
num-jpeg-dma = <0x01>;
|
|
status = "ok";
|
|
};
|
|
|
|
qcom,jpegenc0@ac2a000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam_jpeg_enc_780";
|
|
reg-names = "jpegenc_hw", "cam_camnoc";
|
|
reg = <0xac2a000 0x1000 0xac19000 0xac80>;
|
|
reg-cam-base = <0x2a000 0x19000>;
|
|
interrupt-names = "jpeg_enc0";
|
|
interrupts = <0x00 0x174 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x01 0x00>;
|
|
clock-names = "jpegenc_clk_src", "jpegenc_clk";
|
|
clocks = <0xffffffff 0x5f 0xffffffff 0x5e>;
|
|
clock-rates = <0x23c34600 0x00>;
|
|
src-clock-name = "jpegenc_clk_src";
|
|
clock-cntl-level = "nominal";
|
|
nrt-device;
|
|
cam_hw_pid = <0x11 0x13>;
|
|
cam_hw_rd_mid = <0x00>;
|
|
cam_hw_wr_mid = <0x01>;
|
|
status = "ok";
|
|
phandle = <0x26d>;
|
|
};
|
|
|
|
qcom,jpegdma0@ac2b000 {
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam_jpeg_dma_780";
|
|
reg-names = "jpegdma_hw", "cam_camnoc";
|
|
reg = <0xac2b000 0x1000 0xac19000 0xac80>;
|
|
reg-cam-base = <0x2b000 0x19000>;
|
|
interrupt-names = "jpeg_dma0";
|
|
interrupts = <0x00 0x1db 0x01>;
|
|
regulator-names = "gdsc";
|
|
gdsc-supply = <0xffffffff>;
|
|
shared-clks = <0x01 0x00>;
|
|
clock-names = "jpegdma_clk_src", "jpegdma_clk";
|
|
clocks = <0xffffffff 0x5f 0xffffffff 0x5e>;
|
|
clock-rates = <0x23c34600 0x00>;
|
|
src-clock-name = "jpegdma_clk_src";
|
|
clock-cntl-level = "nominal";
|
|
nrt-device;
|
|
cam_hw_pid = <0x10 0x12>;
|
|
cam_hw_rd_mid = <0x00>;
|
|
cam_hw_wr_mid = <0x01>;
|
|
status = "ok";
|
|
phandle = <0x26e>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@128 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
dcc_curr_link@6 {
|
|
qcom,curr-link-list = <0x06>;
|
|
qcom,data-sink = "sram";
|
|
qcom,ap-qad-override;
|
|
qcom,link-list = <0x00 0x68c0404 0x02 0x00 0x00 0x68c0208 0x03 0x00 0x00 0x68c0228 0x03 0x00 0x00 0x68c0248 0x03 0x00 0x00 0x68c0268 0x03 0x00 0x00 0x68c040c 0x01 0x00 0x00 0x68c0110 0x02 0x00 0x00 0x68c011c 0x01 0x00 0x00 0x7200404 0x02 0x00 0x00 0x7200208 0x03 0x00 0x00 0x7200228 0x03 0x00 0x00 0x7200248 0x03 0x00 0x00 0x7200268 0x03 0x00 0x00 0x720040c 0x01 0x00 0x00 0x7200110 0x02 0x00 0x00 0x720011c 0x01 0x00 0x00 0x7201c30 0x01 0x00 0x00 0x7201ed0 0x01 0x00 0x00 0x7202170 0x01 0x00 0x00 0x7202410 0x01 0x00 0x00 0x72026b0 0x01 0x00 0x00 0x7202950 0x01 0x00 0x00 0x7202bf0 0x01 0x00 0x00 0x7202e90 0x01 0x00 0x00 0x7203130 0x01 0x00 0x00 0x72033d0 0x01 0x00 0x00 0x7203670 0x01 0x00 0x00 0x7201c48 0x01 0x00 0x00 0x7201c60 0x01 0x00 0x00 0x7201c78 0x01 0x00 0x00 0x7201c90 0x01 0x00 0x00 0x7201ca8 0x01 0x00 0x00 0x7201cc0 0x01 0x00 0x00 0x7201cd8 0x01 0x00 0x00 0x7201cf0 0x01 0x00 0x00 0x7201d08 0x01 0x00 0x00 0x7201d20 0x01 0x00 0x00 0x7201d38 0x01 0x00 0x00 0x7201d50 0x01 0x00 0x00 0x7201d68 0x01 0x00 0x00 0x7201d80 0x01 0x00 0x00 0x7201d98 0x01 0x00 0x00 0x7201db0 0x01 0x00 0x00 0x7201ee8 0x01 0x00 0x00 0x7201f00 0x01 0x00 0x00 0x7201f18 0x01 0x00 0x00 0x7201f30 0x01 0x00 0x00 0x7201f48 0x01 0x00 0x00 0x7201f60 0x01 0x00 0x00 0x7201f78 0x01 0x00 0x00 0x7201f90 0x01 0x00 0x00 0x7201fa8 0x01 0x00 0x00 0x7201fc0 0x01 0x00 0x00 0x7201fd8 0x01 0x00 0x00 0x7201ff0 0x01 0x00 0x00 0x7202008 0x01 0x00 0x00 0x7202020 0x01 0x00 0x00 0x7202038 0x01 0x00 0x00 0x7202050 0x01 0x00 0x00 0x7202188 0x01 0x00 0x00 0x72021a0 0x01 0x00 0x00 0x72021b8 0x01 0x00 0x00 0x72021d0 0x01 0x00 0x00 0x72021e8 0x01 0x00 0x00 0x7202200 0x01 0x00 0x00 0x7202218 0x01 0x00 0x00 0x7202230 0x01 0x00 0x00 0x7202248 0x01 0x00 0x00 0x7202260 0x01 0x00 0x00 0x7202278 0x01 0x00 0x00 0x7202290 0x01 0x00 0x00 0x72022a8 0x01 0x00 0x00 0x72022c0 0x01 0x00 0x00 0x72022d8 0x01 0x00 0x00 0x72022f0 0x01 0x00 0x00 0x7202428 0x01 0x00 0x00 0x7202440 0x01 0x00 0x00 0x7202458 0x01 0x00 0x00 0x7202470 0x01 0x00 0x00 0x7202488 0x01 0x00 0x00 0x72024a0 0x01 0x00 0x00 0x72024b8 0x01 0x00 0x00 0x72024d0 0x01 0x00 0x00 0x72024e8 0x01 0x00 0x00 0x7202500 0x01 0x00 0x00 0x7202518 0x01 0x00 0x00 0x7202530 0x01 0x00 0x00 0x7202548 0x01 0x00 0x00 0x7202560 0x01 0x00 0x00 0x7202578 0x01 0x00 0x00 0x7202590 0x01 0x00 0x00 0x72026c8 0x01 0x00 0x00 0x72026e0 0x01 0x00 0x00 0x72026f8 0x01 0x00 0x00 0x7202710 0x01 0x00 0x00 0x7202728 0x01 0x00 0x00 0x7202740 0x01 0x00 0x00 0x7202758 0x01 0x00 0x00 0x7202770 0x01 0x00 0x00 0x7202788 0x01 0x00 0x00 0x72027a0 0x01 0x00 0x00 0x72027b8 0x01 0x00 0x00 0x72027d0 0x01 0x00 0x00 0x72027e8 0x01 0x00 0x00 0x7202800 0x01 0x00 0x00 0x7202818 0x01 0x00 0x00 0x7202830 0x01 0x00 0x00 0x7202968 0x01 0x00 0x00 0x7202980 0x01 0x00 0x00 0x7202998 0x01 0x00 0x00 0x72029b0 0x01 0x00 0x00 0x72029c8 0x01 0x00 0x00 0x72029e0 0x01 0x00 0x00 0x72029f8 0x01 0x00 0x00 0x7202a10 0x01 0x00 0x00 0x7202a28 0x01 0x00 0x00 0x7202a40 0x01 0x00 0x00 0x7202a58 0x01 0x00 0x00 0x7202a70 0x01 0x00 0x00 0x7202a88 0x01 0x00 0x00 0x7202aa0 0x01 0x00 0x00 0x7202ab8 0x01 0x00 0x00 0x7202ad0 0x01 0x00 0x00 0x7202c08 0x01 0x00 0x00 0x7202c20 0x01 0x00 0x00 0x7202c38 0x01 0x00 0x00 0x7202c50 0x01 0x00 0x00 0x7202c68 0x01 0x00 0x00 0x7202c80 0x01 0x00 0x00 0x7202c98 0x01 0x00 0x00 0x7202cb0 0x01 0x00 0x00 0x7202cc8 0x01 0x00 0x00 0x7202ce0 0x01 0x00 0x00 0x7202cf8 0x01 0x00 0x00 0x7202d10 0x01 0x00 0x00 0x7202d28 0x01 0x00 0x00 0x7202d40 0x01 0x00 0x00 0x7202d58 0x01 0x00 0x00 0x7202d70 0x01 0x00 0x00 0x7202ea8 0x01 0x00 0x00 0x7202ec0 0x01 0x00 0x00 0x7202ed8 0x01 0x00 0x00 0x7202ef0 0x01 0x00 0x00 0x7202f08 0x01 0x00 0x00 0x7202f20 0x01 0x00 0x00 0x7202f38 0x01 0x00 0x00 0x7202f50 0x01 0x00 0x00 0x7202f68 0x01 0x00 0x00 0x7202f80 0x01 0x00 0x00 0x7202f98 0x01 0x00 0x00 0x7202fb0 0x01 0x00 0x00 0x7202fc8 0x01 0x00 0x00 0x7202fe0 0x01 0x00 0x00 0x7202ff8 0x01 0x00 0x00 0x7203010 0x01 0x00 0x00 0x7203148 0x01 0x00 0x00 0x7203160 0x01 0x00 0x00 0x7203178 0x01 0x00 0x00 0x7203190 0x01 0x00 0x00 0x72031a8 0x01 0x00 0x00 0x72031c0 0x01 0x00 0x00 0x72031d8 0x01 0x00 0x00 0x72031f0 0x01 0x00 0x00 0x7203208 0x01 0x00 0x00 0x7203220 0x01 0x00 0x00 0x7203238 0x01 0x00 0x00 0x7203250 0x01 0x00 0x00 0x7203268 0x01 0x00 0x00 0x7203280 0x01 0x00 0x00 0x7203298 0x01 0x00 0x00 0x72032b0 0x01 0x00 0x00 0x72033e8 0x01 0x00 0x00 0x7203400 0x01 0x00 0x00 0x7203418 0x01 0x00 0x00 0x7203430 0x01 0x00 0x00 0x7203448 0x01 0x00 0x00 0x7203460 0x01 0x00 0x00 0x7203478 0x01 0x00 0x00 0x7203490 0x01 0x00 0x00 0x72034a8 0x01 0x00 0x00 0x72034c0 0x01 0x00 0x00 0x72034d8 0x01 0x00 0x00 0x72034f0 0x01 0x00 0x00 0x7203508 0x01 0x00 0x00 0x7203520 0x01 0x00 0x00 0x7203538 0x01 0x00 0x00 0x7203550 0x01 0x00 0x00 0x7203688 0x01 0x00 0x00 0x72036a0 0x01 0x00 0x00 0x72036b8 0x01 0x00 0x00 0x72036d0 0x01 0x00 0x00 0x72036e8 0x01 0x00 0x00 0x7203700 0x01 0x00 0x00 0x7203718 0x01 0x00 0x00 0x7203730 0x01 0x00 0x00 0x7203748 0x01 0x00 0x00 0x7203760 0x01 0x00 0x00 0x7203778 0x01 0x00 0x00 0x7203790 0x01 0x00 0x00 0x72037a8 0x01 0x00 0x00 0x72037c0 0x01 0x00 0x00 0x72037d8 0x01 0x00 0x00 0x72037f0 0x01 0x00 0x00 0x323c0404 0x02 0x00 0x00 0x323c0208 0x03 0x00 0x00 0x323c0228 0x03 0x00 0x00 0x323c0248 0x03 0x00 0x00 0x323c0268 0x03 0x00 0x00 0x323c040c 0x01 0x00 0x00 0x323c0110 0x02 0x00 0x00 0x323c011c 0x01 0x00 0x00 0x320a4404 0x02 0x00 0x00 0x320a4208 0x03 0x00 0x00 0x320a4228 0x03 0x00 0x00 0x320a4248 0x03 0x00 0x00 0x320a4268 0x03 0x00 0x00 0x320a440c 0x01 0x00 0x00 0x320a4110 0x02 0x00 0x00 0x320a411c 0x01 0x00 0x00 0x320a4d30 0x01 0x00 0x00 0x320a4fd0 0x01 0x00 0x00 0x320a5270 0x01 0x00 0x00 0x320a5510 0x01 0x00 0x00 0x320a57b0 0x01 0x00 0x00 0x320a5a50 0x01 0x00 0x00 0x320a5cf0 0x01 0x00 0x00 0x320a5f90 0x01 0x00 0x00 0x320a4d48 0x01 0x00 0x00 0x320a4d60 0x01 0x00 0x00 0x320a4d78 0x01 0x00 0x00 0x320a4d90 0x01 0x00 0x00 0x320a4da8 0x01 0x00 0x00 0x320a4dc0 0x01 0x00 0x00 0x320a4dd8 0x01 0x00 0x00 0x320a4df0 0x01 0x00 0x00 0x320a4e08 0x01 0x00 0x00 0x320a4e20 0x01 0x00 0x00 0x320a4e38 0x01 0x00 0x00 0x320a4e50 0x01 0x00 0x00 0x320a4e68 0x01 0x00 0x00 0x320a4e80 0x01 0x00 0x00 0x320a4e98 0x01 0x00 0x00 0x320a4eb0 0x01 0x00 0x00 0x320a4fe8 0x01 0x00 0x00 0x320a5000 0x01 0x00 0x00 0x320a5018 0x01 0x00 0x00 0x320a5030 0x01 0x00 0x00 0x320a5048 0x01 0x00 0x00 0x320a5060 0x01 0x00 0x00 0x320a5078 0x01 0x00 0x00 0x320a5090 0x01 0x00 0x00 0x320a50a8 0x01 0x00 0x00 0x320a50c0 0x01 0x00 0x00 0x320a50d8 0x01 0x00 0x00 0x320a50f0 0x01 0x00 0x00 0x320a5108 0x01 0x00 0x00 0x320a5120 0x01 0x00 0x00 0x320a5138 0x01 0x00 0x00 0x320a5150 0x01 0x00 0x00 0x320a5288 0x01 0x00 0x00 0x320a52a0 0x01 0x00 0x00 0x320a52b8 0x01 0x00 0x00 0x320a52d0 0x01 0x00 0x00 0x320a52e8 0x01 0x00 0x00 0x320a5300 0x01 0x00 0x00 0x320a5318 0x01 0x00 0x00 0x320a5330 0x01 0x00 0x00 0x320a5348 0x01 0x00 0x00 0x320a5360 0x01 0x00 0x00 0x320a5378 0x01 0x00 0x00 0x320a5390 0x01 0x00 0x00 0x320a53a8 0x01 0x00 0x00 0x320a53c0 0x01 0x00 0x00 0x320a53d8 0x01 0x00 0x00 0x320a53f0 0x01 0x00 0x00 0x320a5528 0x01 0x00 0x00 0x320a5540 0x01 0x00 0x00 0x320a5558 0x01 0x00 0x00 0x320a5570 0x01 0x00 0x00 0x320a5588 0x01 0x00 0x00 0x320a55a0 0x01 0x00 0x00 0x320a55b8 0x01 0x00 0x00 0x320a55d0 0x01 0x00 0x00 0x320a55e8 0x01 0x00 0x00 0x320a5600 0x01 0x00 0x00 0x320a5618 0x01 0x00 0x00 0x320a5630 0x01 0x00 0x00 0x320a5648 0x01 0x00 0x00 0x320a5660 0x01 0x00 0x00 0x320a5678 0x01 0x00 0x00 0x320a5690 0x01 0x00 0x00 0x320a57c8 0x01 0x00 0x00 0x320a57e0 0x01 0x00 0x00 0x320a57f8 0x01 0x00 0x00 0x320a5810 0x01 0x00 0x00 0x320a5828 0x01 0x00 0x00 0x320a5840 0x01 0x00 0x00 0x320a5858 0x01 0x00 0x00 0x320a5870 0x01 0x00 0x00 0x320a5888 0x01 0x00 0x00 0x320a58a0 0x01 0x00 0x00 0x320a58b8 0x01 0x00 0x00 0x320a58d0 0x01 0x00 0x00 0x320a58e8 0x01 0x00 0x00 0x320a5900 0x01 0x00 0x00 0x320a5918 0x01 0x00 0x00 0x320a5930 0x01 0x00 0x00 0x320a5a68 0x01 0x00 0x00 0x320a5a80 0x01 0x00 0x00 0x320a5a98 0x01 0x00 0x00 0x320a5ab0 0x01 0x00 0x00 0x320a5ac8 0x01 0x00 0x00 0x320a5ae0 0x01 0x00 0x00 0x320a5af8 0x01 0x00 0x00 0x320a5b10 0x01 0x00 0x00 0x320a5b28 0x01 0x00 0x00 0x320a5b40 0x01 0x00 0x00 0x320a5b58 0x01 0x00 0x00 0x320a5b70 0x01 0x00 0x00 0x320a5b88 0x01 0x00 0x00 0x320a5ba0 0x01 0x00 0x00 0x320a5bb8 0x01 0x00 0x00 0x320a5bd0 0x01 0x00 0x00 0x320a5d08 0x01 0x00 0x00 0x320a5d20 0x01 0x00 0x00 0x320a5d38 0x01 0x00 0x00 0x320a5d50 0x01 0x00 0x00 0x320a5d68 0x01 0x00 0x00 0x320a5d80 0x01 0x00 0x00 0x320a5d98 0x01 0x00 0x00 0x320a5db0 0x01 0x00 0x00 0x320a5dc8 0x01 0x00 0x00 0x320a5de0 0x01 0x00 0x00 0x320a5df8 0x01 0x00 0x00 0x320a5e10 0x01 0x00 0x00 0x320a5e28 0x01 0x00 0x00 0x320a5e40 0x01 0x00 0x00 0x320a5e58 0x01 0x00 0x00 0x320a5e70 0x01 0x00 0x00 0x320a5fa8 0x01 0x00 0x00 0x320a5fc0 0x01 0x00 0x00 0x320a5fd8 0x01 0x00 0x00 0x320a5ff0 0x01 0x00 0x00 0x320a6008 0x01 0x00 0x00 0x320a6020 0x01 0x00 0x00 0x320a6038 0x01 0x00 0x00 0x320a6050 0x01 0x00 0x00 0x320a6068 0x01 0x00 0x00 0x320a6080 0x01 0x00 0x00 0x320a6098 0x01 0x00 0x00 0x320a60b0 0x01 0x00 0x00 0x320a60c8 0x01 0x00 0x00 0x320a60e0 0x01 0x00 0x00 0x320a60f8 0x01 0x00 0x00 0x4082028 0x01 0x00 0x00 0x4140404 0x02 0x00 0x00 0x4140208 0x03 0x00 0x00 0x4140228 0x03 0x00 0x00 0x4140248 0x03 0x00 0x00 0x4140268 0x03 0x00 0x00 0x414040c 0x01 0x00 0x00 0x4140110 0x02 0x00 0x00 0x414011c 0x01 0x00 0x00 0x4200404 0x02 0x00 0x00 0x4200208 0x03 0x00 0x00 0x4200228 0x03 0x00 0x00 0x4200248 0x03 0x00 0x00 0x4200268 0x03 0x00 0x00 0x420040c 0x01 0x00 0x00 0x4200110 0x02 0x00 0x00 0x420011c 0x01 0x00 0x00 0x4200d30 0x01 0x00 0x00 0x4200fd0 0x01 0x00 0x00 0x4201270 0x01 0x00 0x00 0x4201510 0x01 0x00 0x00 0x42017b0 0x01 0x00 0x00 0x4201a50 0x01 0x00 0x00 0x4201cf0 0x01 0x00 0x00 0x4201f90 0x01 0x00 0x00 0x4202230 0x01 0x00 0x00 0x42024d0 0x01 0x00 0x00 0x4202770 0x01 0x00 0x00 0x4202a10 0x01 0x00 0x00 0x4202cb0 0x01 0x00 0x00 0x4202f50 0x01 0x00 0x00 0x4200d48 0x01 0x00 0x00 0x4200d60 0x01 0x00 0x00 0x4200d78 0x01 0x00 0x00 0x4200d90 0x01 0x00 0x00 0x4200da8 0x01 0x00 0x00 0x4200dc0 0x01 0x00 0x00 0x4200dd8 0x01 0x00 0x00 0x4200df0 0x01 0x00 0x00 0x4200e08 0x01 0x00 0x00 0x4200e20 0x01 0x00 0x00 0x4200e38 0x01 0x00 0x00 0x4200e50 0x01 0x00 0x00 0x4200e68 0x01 0x00 0x00 0x4200e80 0x01 0x00 0x00 0x4200e98 0x01 0x00 0x00 0x4200eb0 0x01 0x00 0x00 0x4200fe8 0x01 0x00 0x00 0x4201000 0x01 0x00 0x00 0x4201018 0x01 0x00 0x00 0x4201030 0x01 0x00 0x00 0x4201048 0x01 0x00 0x00 0x4201060 0x01 0x00 0x00 0x4201078 0x01 0x00 0x00 0x4201090 0x01 0x00 0x00 0x42010a8 0x01 0x00 0x00 0x42010c0 0x01 0x00 0x00 0x42010d8 0x01 0x00 0x00 0x42010f0 0x01 0x00 0x00 0x4201108 0x01 0x00 0x00 0x4201120 0x01 0x00 0x00 0x4201138 0x01 0x00 0x00 0x4201150 0x01 0x00 0x00 0x4201288 0x01 0x00 0x00 0x42012a0 0x01 0x00 0x00 0x42012b8 0x01 0x00 0x00 0x42012d0 0x01 0x00 0x00 0x42012e8 0x01 0x00 0x00 0x4201300 0x01 0x00 0x00 0x4201318 0x01 0x00 0x00 0x4201330 0x01 0x00 0x00 0x4201348 0x01 0x00 0x00 0x4201360 0x01 0x00 0x00 0x4201378 0x01 0x00 0x00 0x4201390 0x01 0x00 0x00 0x42013a8 0x01 0x00 0x00 0x42013c0 0x01 0x00 0x00 0x42013d8 0x01 0x00 0x00 0x42013f0 0x01 0x00 0x00 0x4201528 0x01 0x00 0x00 0x4201540 0x01 0x00 0x00 0x4201558 0x01 0x00 0x00 0x4201570 0x01 0x00 0x00 0x4201588 0x01 0x00 0x00 0x42015a0 0x01 0x00 0x00 0x42015b8 0x01 0x00 0x00 0x42015d0 0x01 0x00 0x00 0x42015e8 0x01 0x00 0x00 0x4201600 0x01 0x00 0x00 0x4201618 0x01 0x00 0x00 0x4201630 0x01 0x00 0x00 0x4201648 0x01 0x00 0x00 0x4201660 0x01 0x00 0x00 0x4201678 0x01 0x00 0x00 0x4201690 0x01 0x00 0x00 0x42017c8 0x01 0x00 0x00 0x42017e0 0x01 0x00 0x00 0x42017f8 0x01 0x00 0x00 0x4201810 0x01 0x00 0x00 0x4201828 0x01 0x00 0x00 0x4201840 0x01 0x00 0x00 0x4201858 0x01 0x00 0x00 0x4201870 0x01 0x00 0x00 0x4201888 0x01 0x00 0x00 0x42018a0 0x01 0x00 0x00 0x42018b8 0x01 0x00 0x00 0x42018d0 0x01 0x00 0x00 0x42018e8 0x01 0x00 0x00 0x4201900 0x01 0x00 0x00 0x4201918 0x01 0x00 0x00 0x4201930 0x01 0x00 0x00 0x4201a68 0x01 0x00 0x00 0x4201a80 0x01 0x00 0x00 0x4201a98 0x01 0x00 0x00 0x4201ab0 0x01 0x00 0x00 0x4201ac8 0x01 0x00 0x00 0x4201ae0 0x01 0x00 0x00 0x4201af8 0x01 0x00 0x00 0x4201b10 0x01 0x00 0x00 0x4201b28 0x01 0x00 0x00 0x4201b40 0x01 0x00 0x00 0x4201b58 0x01 0x00 0x00 0x4201b70 0x01 0x00 0x00 0x4201b88 0x01 0x00 0x00 0x4201ba0 0x01 0x00 0x00 0x4201bb8 0x01 0x00 0x00 0x4201bd0 0x01 0x00 0x00 0x4201d08 0x01 0x00 0x00 0x4201d20 0x01 0x00 0x00 0x4201d38 0x01 0x00 0x00 0x4201d50 0x01 0x00 0x00 0x4201d68 0x01 0x00 0x00 0x4201d80 0x01 0x00 0x00 0x4201d98 0x01 0x00 0x00 0x4201db0 0x01 0x00 0x00 0x4201dc8 0x01 0x00 0x00 0x4201de0 0x01 0x00 0x00 0x4201df8 0x01 0x00 0x00 0x4201e10 0x01 0x00 0x00 0x4201e28 0x01 0x00 0x00 0x4201e40 0x01 0x00 0x00 0x4201e58 0x01 0x00 0x00 0x4201e70 0x01 0x00 0x00 0x4201fa8 0x01 0x00 0x00 0x4201fc0 0x01 0x00 0x00 0x4201fd8 0x01 0x00 0x00 0x4201ff0 0x01 0x00 0x00 0x4202008 0x01 0x00 0x00 0x4202020 0x01 0x00 0x00 0x4202038 0x01 0x00 0x00 0x4202050 0x01 0x00 0x00 0x4202068 0x01 0x00 0x00 0x4202080 0x01 0x00 0x00 0x4202098 0x01 0x00 0x00 0x42020b0 0x01 0x00 0x00 0x42020c8 0x01 0x00 0x00 0x42020e0 0x01 0x00 0x00 0x42020f8 0x01 0x00 0x00 0x4202110 0x01 0x00 0x00 0x4202248 0x01 0x00 0x00 0x4202260 0x01 0x00 0x00 0x4202278 0x01 0x00 0x00 0x4202290 0x01 0x00 0x00 0x42022a8 0x01 0x00 0x00 0x42022c0 0x01 0x00 0x00 0x42022d8 0x01 0x00 0x00 0x42022f0 0x01 0x00 0x00 0x4202308 0x01 0x00 0x00 0x4202320 0x01 0x00 0x00 0x4202338 0x01 0x00 0x00 0x4202350 0x01 0x00 0x00 0x4202368 0x01 0x00 0x00 0x4202380 0x01 0x00 0x00 0x4202398 0x01 0x00 0x00 0x42023b0 0x01 0x00 0x00 0x42024e8 0x01 0x00 0x00 0x4202500 0x01 0x00 0x00 0x4202518 0x01 0x00 0x00 0x4202530 0x01 0x00 0x00 0x4202548 0x01 0x00 0x00 0x4202560 0x01 0x00 0x00 0x4202578 0x01 0x00 0x00 0x4202590 0x01 0x00 0x00 0x42025a8 0x01 0x00 0x00 0x42025c0 0x01 0x00 0x00 0x42025d8 0x01 0x00 0x00 0x42025f0 0x01 0x00 0x00 0x4202608 0x01 0x00 0x00 0x4202620 0x01 0x00 0x00 0x4202638 0x01 0x00 0x00 0x4202650 0x01 0x00 0x00 0x4202788 0x01 0x00 0x00 0x42027a0 0x01 0x00 0x00 0x42027b8 0x01 0x00 0x00 0x42027d0 0x01 0x00 0x00 0x42027e8 0x01 0x00 0x00 0x4202800 0x01 0x00 0x00 0x4202818 0x01 0x00 0x00 0x4202830 0x01 0x00 0x00 0x4202848 0x01 0x00 0x00 0x4202860 0x01 0x00 0x00 0x4202878 0x01 0x00 0x00 0x4202890 0x01 0x00 0x00 0x42028a8 0x01 0x00 0x00 0x42028c0 0x01 0x00 0x00 0x42028d8 0x01 0x00 0x00 0x42028f0 0x01 0x00 0x00 0x4202a28 0x01 0x00 0x00 0x4202a40 0x01 0x00 0x00 0x4202a58 0x01 0x00 0x00 0x4202a70 0x01 0x00 0x00 0x4202a88 0x01 0x00 0x00 0x4202aa0 0x01 0x00 0x00 0x4202ab8 0x01 0x00 0x00 0x4202ad0 0x01 0x00 0x00 0x4202ae8 0x01 0x00 0x00 0x4202b00 0x01 0x00 0x00 0x4202b18 0x01 0x00 0x00 0x4202b30 0x01 0x00 0x00 0x4202b48 0x01 0x00 0x00 0x4202b60 0x01 0x00 0x00 0x4202b78 0x01 0x00 0x00 0x4202b90 0x01 0x00 0x00 0x4202cc8 0x01 0x00 0x00 0x4202ce0 0x01 0x00 0x00 0x4202cf8 0x01 0x00 0x00 0x4202d10 0x01 0x00 0x00 0x4202d28 0x01 0x00 0x00 0x4202d40 0x01 0x00 0x00 0x4202d58 0x01 0x00 0x00 0x4202d70 0x01 0x00 0x00 0x4202d88 0x01 0x00 0x00 0x4202da0 0x01 0x00 0x00 0x4202db8 0x01 0x00 0x00 0x4202dd0 0x01 0x00 0x00 0x4202de8 0x01 0x00 0x00 0x4202e00 0x01 0x00 0x00 0x4202e18 0x01 0x00 0x00 0x4202e30 0x01 0x00 0x00 0x4202f68 0x01 0x00 0x00 0x4202f80 0x01 0x00 0x00 0x4202f98 0x01 0x00 0x00 0x4202fb0 0x01 0x00 0x00 0x4202fc8 0x01 0x00 0x00 0x4202fe0 0x01 0x00 0x00 0x4202ff8 0x01 0x00 0x00 0x4203010 0x01 0x00 0x00 0x4203028 0x01 0x00 0x00 0x4203040 0x01 0x00 0x00 0x4203058 0x01 0x00 0x00 0x4203070 0x01 0x00 0x00 0x4203088 0x01 0x00 0x00 0x42030a0 0x01 0x00 0x00 0x42030b8 0x01 0x00 0x00 0x42030d0 0x01 0x00 0x00 0x6e0a100 0x01 0x00 0x00 0x6e0a0ac 0x01 0x00 0x00 0x6e0a0b0 0x01 0x00 0x00 0x6e21104 0x01 0x00 0x00 0x6e21108 0x01 0x00 0x00 0x6e212ac 0x01 0x00 0x00 0x6e212b0 0x01 0x00 0x00 0x6e21300 0x01 0x00 0x00 0x6e0a000 0x01 0x00 0x00 0x7402048 0x01 0x00 0x00 0x7402040 0x01 0x00 0x00 0x25a01000 0x06 0x00 0x00 0x25a03000 0x06 0x00 0x00 0x25a04000 0x06 0x00 0x00 0x25a02000 0x06 0x00 0x00 0x25a05000 0x06 0x00 0x00 0x25a06000 0x06 0x00 0x00 0x25a07000 0x06 0x00 0x00 0x25a08000 0x06 0x00 0x00 0x25a09000 0x06 0x00 0x00 0x25a0a000 0x06 0x00 0x00 0x25a0b000 0x06 0x00 0x00 0x25a0c000 0x06 0x00 0x00 0x25a0d000 0x06 0x00 0x00 0x25a0e000 0x06 0x00 0x00 0x25a0f000 0x06 0x00 0x00 0x25a10000 0x06 0x00 0x00 0x25a11000 0x06 0x00 0x00 0x25a12000 0x06 0x00 0x00 0x25a13000 0x06 0x00 0x00 0x25a14000 0x06 0x00 0x00 0x25a15000 0x06 0x00 0x00 0x25a16000 0x06 0x00 0x00 0x25a17000 0x06 0x00 0x00 0x25a19000 0x06 0x00 0x00 0x25a1a000 0x06 0x00 0x00 0x25a1b000 0x06 0x00 0x00 0x25a1c000 0x06 0x00 0x00 0x25a1d000 0x06 0x00 0x00 0x25a1e000 0x06 0x00 0x00 0x25a1f000 0x06 0x00 0x00 0x25001000 0x06 0x00 0x00 0x25000000 0x06 0x00 0x00 0x25003000 0x06 0x00 0x00 0x25004000 0x06 0x00 0x00 0x25002000 0x06 0x00 0x00 0x25005000 0x06 0x00 0x00 0x25006000 0x06 0x00 0x00 0x25007000 0x06 0x00 0x00 0x25008000 0x06 0x00 0x00 0x25009000 0x06 0x00 0x00 0x2500a000 0x06 0x00 0x00 0x2500b000 0x06 0x00 0x00 0x2500c000 0x06 0x00 0x00 0x2500d000 0x06 0x00 0x00 0x2500e000 0x06 0x00 0x00 0x2500f000 0x06 0x00 0x00 0x25010000 0x06 0x00 0x00 0x25011000 0x06 0x00 0x00 0x25012000 0x06 0x00 0x00 0x25013000 0x06 0x00 0x00 0x25014000 0x06 0x00 0x00 0x25015000 0x06 0x00 0x00 0x25016000 0x06 0x00 0x00 0x25017000 0x06 0x00 0x00 0x25018000 0x06 0x00 0x00 0x25019000 0x06 0x00 0x00 0x2501a000 0x06 0x00 0x00 0x2501b000 0x06 0x00 0x00 0x2501c000 0x06 0x00 0x00 0x2501d000 0x06 0x00 0x00 0x2501e000 0x06 0x00 0x00 0x2501f000 0x06 0x00 0x00 0x25201000 0x06 0x00 0x00 0x25200000 0x06 0x00 0x00 0x25203000 0x06 0x00 0x00 0x25204000 0x06 0x00 0x00 0x25202000 0x06 0x00 0x00 0x25205000 0x06 0x00 0x00 0x25206000 0x06 0x00 0x00 0x25207000 0x06 0x00 0x00 0x25208000 0x06 0x00 0x00 0x25209000 0x06 0x00 0x00 0x2520a000 0x06 0x00 0x00 0x2520b000 0x06 0x00 0x00 0x2520c000 0x06 0x00 0x00 0x2520d000 0x06 0x00 0x00 0x2520e000 0x06 0x00 0x00 0x2520f000 0x06 0x00 0x00 0x25210000 0x06 0x00 0x00 0x25211000 0x06 0x00 0x00 0x25212000 0x06 0x00 0x00 0x25213000 0x06 0x00 0x00 0x25214000 0x06 0x00 0x00 0x25215000 0x06 0x00 0x00 0x25216000 0x06 0x00 0x00 0x25217000 0x06 0x00 0x00 0x25218000 0x06 0x00 0x00 0x25219000 0x06 0x00 0x00 0x2521a000 0x06 0x00 0x00 0x2521b000 0x06 0x00 0x00 0x2521c000 0x06 0x00 0x00 0x2521d000 0x06 0x00 0x00 0x2521e000 0x06 0x00 0x00 0x2521f000 0x06 0x00 0x00 0x25401000 0x06 0x00 0x00 0x25400000 0x06 0x00 0x00 0x25403000 0x06 0x00 0x00 0x25404000 0x06 0x00 0x00 0x25402000 0x06 0x00 0x00 0x25405000 0x06 0x00 0x00 0x25406000 0x06 0x00 0x00 0x25407000 0x06 0x00 0x00 0x25408000 0x06 0x00 0x00 0x25409000 0x06 0x00 0x00 0x2540a000 0x06 0x00 0x00 0x2540b000 0x06 0x00 0x00 0x2540c000 0x06 0x00 0x00 0x2540d000 0x06 0x00 0x00 0x2540e000 0x06 0x00 0x00 0x2540f000 0x06 0x00 0x00 0x25410000 0x06 0x00 0x00 0x25411000 0x06 0x00 0x00 0x25412000 0x06 0x00 0x00 0x25413000 0x06 0x00 0x00 0x25414000 0x06 0x00 0x00 0x25415000 0x06 0x00 0x00 0x25416000 0x06 0x00 0x00 0x25417000 0x06 0x00 0x00 0x25418000 0x06 0x00 0x00 0x25419000 0x06 0x00 0x00 0x2541a000 0x06 0x00 0x00 0x2541b000 0x06 0x00 0x00 0x2541c000 0x06 0x00 0x00 0x2541d000 0x06 0x00 0x00 0x2541e000 0x06 0x00 0x00 0x2541f000 0x06 0x00 0x00 0x25601000 0x06 0x00 0x00 0x25600000 0x06 0x00 0x00 0x25603000 0x06 0x00 0x00 0x25604000 0x06 0x00 0x00 0x25602000 0x06 0x00 0x00 0x25605000 0x06 0x00 0x00 0x25606000 0x06 0x00 0x00 0x25607000 0x06 0x00 0x00 0x25608000 0x06 0x00 0x00 0x25609000 0x06 0x00 0x00 0x2560a000 0x06 0x00 0x00 0x2560b000 0x06 0x00 0x00 0x2560c000 0x06 0x00 0x00 0x2560d000 0x06 0x00 0x00 0x2560e000 0x06 0x00 0x00 0x2560f000 0x06 0x00 0x00 0x25610000 0x06 0x00 0x00 0x25611000 0x06 0x00 0x00 0x25612000 0x06 0x00 0x00 0x25613000 0x06 0x00 0x00 0x25614000 0x06 0x00 0x00 0x25615000 0x06 0x00 0x00 0x25616000 0x06 0x00 0x00 0x25617000 0x06 0x00 0x00 0x25618000 0x06 0x00 0x00 0x25619000 0x06 0x00 0x00 0x2561a000 0x06 0x00 0x00 0x2561b000 0x06 0x00 0x00 0x2561c000 0x06 0x00 0x00 0x2561d000 0x06 0x00 0x00 0x2561e000 0x06 0x00 0x00 0x2561f000 0x06 0x00 0x00 0x25822870 0x04 0x00 0x00 0x25a22870 0x04 0x00 0x00 0x25823000 0x03 0x00 0x00 0x2582320c 0x15 0x00 0x00 0x25a23000 0x03 0x00 0x00 0x25a2320c 0x15 0x00 0x00 0x25023000 0x03 0x00 0x00 0x2502320c 0x15 0x00 0x00 0x25223000 0x03 0x00 0x00 0x2522320c 0x15 0x00 0x00 0x25423000 0x03 0x00 0x00 0x2542320c 0x15 0x00 0x00 0x25623000 0x03 0x00 0x00 0x2562320c 0x15 0x00 0x00 0x2587601c 0x03 0x00 0x00 0x25a7601c 0x03 0x00 0x00 0x2587603c 0x02 0x00 0x00 0x25a7603c 0x02 0x00 0x00 0x25876058 0x02 0x00 0x00 0x25a76058 0x02 0x00 0x00 0x25021000 0x40 0x00 0x00 0x25421000 0x40 0x00 0x00 0x25221000 0x40 0x00 0x00 0x25621000 0x40 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600530 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17902908 0x01 0x00 0x00 0x17902c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a04 0x02 0x00 0x00 0x17b94810 0x01 0x00 0x00 0x17b94814 0x01 0x00 0x00 0x17b94818 0x01 0x00 0x00 0x17b97a04 0x01 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a04 0x02 0x00 0x00 0x17b93000 0x50 0x00 0x00 0x17b97000 0x28 0x00 0x00 0x17ba3000 0x50 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b02000 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a96030 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x17d98024 0x01 0x00 0x00 0x221c20a4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d94020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9434c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d94300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x24183040 0x01 0x00 0x00 0x24183048 0x01 0x00 0x00 0x24102010 0x01 0x00 0x00 0x24102020 0x06 0x00 0x00 0x24102410 0x01 0x00 0x00 0x24102420 0x06 0x00 0x00 0x24142010 0x01 0x00 0x00 0x24142020 0x06 0x00 0x00 0x24142410 0x01 0x00 0x00 0x24142420 0x06 0x00 0x00 0x24182010 0x01 0x00 0x00 0x24182020 0x06 0x00 0x00 0x24182410 0x01 0x00 0x00 0x24182420 0x06 0x00 0x00 0x24100810 0x01 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100838 0x01 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100808 0x02 0x00 0x00 0x24100c10 0x01 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c38 0x01 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c08 0x02 0x00 0x00 0x24140810 0x01 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140838 0x01 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140808 0x02 0x00 0x00 0x24140c10 0x01 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c38 0x01 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c08 0x02 0x00 0x00 0x24180010 0x01 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180038 0x01 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180030 0x02 0x00 0x00 0x24180008 0x02 0x00 0x00 0x24180410 0x01 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180438 0x01 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180430 0x02 0x00 0x00 0x24180408 0x02 0x00 0x00 0x24101018 0x01 0x00 0x00 0x24101008 0x01 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101010 0x02 0x00 0x00 0x24101098 0x01 0x00 0x00 0x24101088 0x01 0x00 0x00 0x24101090 0x02 0x00 0x00 0x24101090 0x02 0x00 0x00 0x24101090 0x02 0x00 0x00 0x24101090 0x02 0x00 0x00 0x24101090 0x02 0x00 0x00 0x24141018 0x01 0x00 0x00 0x24141008 0x01 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141010 0x02 0x00 0x00 0x24141098 0x01 0x00 0x00 0x24141088 0x01 0x00 0x00 0x24141090 0x02 0x00 0x00 0x24141090 0x02 0x00 0x00 0x24141090 0x02 0x00 0x00 0x24141090 0x02 0x00 0x00 0x24141090 0x02 0x00 0x00 0x24181018 0x01 0x00 0x00 0x24181008 0x01 0x00 0x00 0x24181010 0x02 0x00 0x00 0x24181010 0x02 0x00 0x00 0x24181010 0x02 0x00 0x00 0x24181098 0x01 0x00 0x00 0x24181088 0x01 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x00 0x24181090 0x02 0x00 0x01 0x24100828 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x00 0x24100830 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24100828 0x01 0x00 0x01 0x24100c28 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x00 0x24100c30 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24100c28 0x01 0x00 0x01 0x24140828 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x00 0x24140830 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24140828 0x01 0x00 0x01 0x24140c28 0x02 0x00 0x02 0x40 0x00 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x00 0x24140c30 0x02 0x00 0x02 0x01 0x00 0x00 0x01 0x24140c28 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x01 0x00 0x00 0x1780003c 0x01 0x00 0x00 0x17800040 0x01 0x00 0x00 0x17800044 0x01 0x00 0x00 0x17800048 0x01 0x00 0x00 0x1780004c 0x01 0x00 0x00 0x17800058 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x17800060 0x01 0x00 0x00 0x17800064 0x01 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x01 0x00 0x00 0x178000f4 0x01 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x01 0x00 0x00 0x1781003c 0x01 0x00 0x00 0x17810040 0x01 0x00 0x00 0x17810044 0x01 0x00 0x00 0x17810048 0x01 0x00 0x00 0x1781004c 0x01 0x00 0x00 0x17810058 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x17810060 0x01 0x00 0x00 0x17810064 0x01 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x01 0x00 0x00 0x178100f4 0x01 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x01 0x00 0x00 0x1782003c 0x01 0x00 0x00 0x17820040 0x01 0x00 0x00 0x17820044 0x01 0x00 0x00 0x17820048 0x01 0x00 0x00 0x1782004c 0x01 0x00 0x00 0x17820058 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x17820060 0x01 0x00 0x00 0x17820064 0x01 0x00 0x00 0x178200f0 0x01 0x00 0x00 0x178200f4 0x01 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x01 0x00 0x00 0x1783003c 0x01 0x00 0x00 0x17830040 0x01 0x00 0x00 0x17830044 0x01 0x00 0x00 0x17830048 0x01 0x00 0x00 0x1783004c 0x01 0x00 0x00 0x17830058 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x17830060 0x01 0x00 0x00 0x17830064 0x01 0x00 0x00 0x178300f0 0x01 0x00 0x00 0x178300f4 0x01 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x01 0x00 0x00 0x1784003c 0x01 0x00 0x00 0x17840040 0x01 0x00 0x00 0x17840044 0x01 0x00 0x00 0x17840048 0x01 0x00 0x00 0x1784004c 0x01 0x00 0x00 0x17840058 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x17840060 0x01 0x00 0x00 0x17840064 0x01 0x00 0x00 0x178400f0 0x01 0x00 0x00 0x178400f4 0x01 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x01 0x00 0x00 0x1785003c 0x01 0x00 0x00 0x17850040 0x01 0x00 0x00 0x17850044 0x01 0x00 0x00 0x17850048 0x01 0x00 0x00 0x1785004c 0x01 0x00 0x00 0x17850058 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x17850060 0x01 0x00 0x00 0x17850064 0x01 0x00 0x00 0x178500f0 0x01 0x00 0x00 0x178500f4 0x01 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x01 0x00 0x00 0x1786003c 0x01 0x00 0x00 0x17860040 0x01 0x00 0x00 0x17860044 0x01 0x00 0x00 0x17860048 0x01 0x00 0x00 0x1786004c 0x01 0x00 0x00 0x17860058 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x17860060 0x01 0x00 0x00 0x17860064 0x01 0x00 0x00 0x178600f0 0x01 0x00 0x00 0x178600f4 0x01 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x01 0x00 0x00 0x1787003c 0x01 0x00 0x00 0x17870040 0x01 0x00 0x00 0x17870044 0x01 0x00 0x00 0x17870048 0x01 0x00 0x00 0x1787004c 0x01 0x00 0x00 0x17870058 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x17870060 0x01 0x00 0x00 0x17870064 0x01 0x00 0x00 0x178700f0 0x01 0x00 0x00 0x178700f4 0x01 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x01 0x00 0x00 0x178a003c 0x01 0x00 0x00 0x178a0040 0x01 0x00 0x00 0x178a0044 0x01 0x00 0x00 0x178a0048 0x01 0x00 0x00 0x178a004c 0x01 0x00 0x00 0x178a006c 0x01 0x00 0x00 0x178a0070 0x01 0x00 0x00 0x178a0074 0x01 0x00 0x00 0x178a0078 0x01 0x00 0x00 0x178a007c 0x01 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x01 0x00 0x00 0x178a00f8 0x01 0x00 0x00 0x178a00fc 0x01 0x00 0x00 0x178a0100 0x01 0x00 0x00 0x178a0104 0x01 0x00 0x00 0x178a0118 0x01 0x00 0x00 0x178a011c 0x01 0x00 0x00 0x178a0120 0x01 0x00 0x00 0x178a0124 0x01 0x00 0x00 0x178a0128 0x01 0x00 0x00 0x178a012c 0x01 0x00 0x00 0x178a0130 0x01 0x00 0x00 0x178a0134 0x01 0x00 0x00 0x178a0138 0x01 0x00 0x00 0x178a0158 0x01 0x00 0x00 0x178a015c 0x01 0x00 0x00 0x178a0160 0x01 0x00 0x00 0x178a0164 0x01 0x00 0x00 0x178a0168 0x01 0x00 0x00 0x178a0170 0x01 0x00 0x00 0x178a0174 0x01 0x00 0x00 0x178a0188 0x01 0x00 0x00 0x178a018c 0x01 0x00 0x00 0x178a0190 0x01 0x00 0x00 0x178a0194 0x01 0x00 0x00 0x178a0198 0x01 0x00 0x00 0x178a01ac 0x01 0x00 0x00 0x178a01b0 0x01 0x00 0x00 0x178a01b4 0x01 0x00 0x00 0x178a01b8 0x01 0x00 0x00 0x178a01bc 0x01 0x00 0x00 0x178a01c0 0x01 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x01 0x00 0x00 0x1788003c 0x01 0x00 0x00 0x17880040 0x01 0x00 0x00 0x17880044 0x01 0x00 0x00 0x17880048 0x01 0x00 0x00 0x1788004c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x178a0290 0x01 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x2407701c 0x01 0x00 0x00 0x24077030 0x01 0x00 0x00 0x2408005c 0x01 0x00 0x00 0x240800c8 0x01 0x00 0x00 0x240800d4 0x01 0x00 0x00 0x240800e0 0x01 0x00 0x00 0x240800ec 0x01 0x00 0x00 0x240800f8 0x01 0x00 0x00 0x240801b4 0x01 0x00 0x00 0x240a8120 0x01 0x00 0x00 0x240a8124 0x01 0x00 0x00 0x240a8128 0x01 0x00 0x00 0x240a812c 0x01 0x00 0x00 0x240a8130 0x01 0x00 0x00 0x240a8144 0x01 0x00 0x00 0x240a8148 0x01 0x00 0x00 0x240a81d0 0x01 0x00 0x00 0x240a81d4 0x01 0x00 0x00 0x240a81d8 0x01 0x00 0x00 0x240a81dc 0x01 0x00 0x00 0x240a81f0 0x01 0x00 0x00 0x240a81fc 0x01 0x00 0x00 0x240a8208 0x01 0x00 0x00 0x240a8214 0x01 0x00 0x00 0x240a8264 0x01 0x00 0x00 0x240a8284 0x01 0x00 0x00 0x240a82fc 0x01 0x00 0x00 0x240a8860 0x01 0x00 0x00 0x240a8864 0x01 0x00 0x00 0x240a8868 0x01 0x00 0x00 0x240aa034 0x01 0x00 0x00 0x240aa038 0x01 0x00 0x00 0x240aa03c 0x01 0x00 0x00 0x240ba28c 0x01 0x00 0x00 0x240ba294 0x01 0x00 0x00 0x240ba29c 0x01 0x00 0x00 0x24185100 0x01 0x00 0x00 0x24185104 0x01 0x00 0x00 0x24185108 0x01 0x00 0x00 0x2418510c 0x01 0x00 0x00 0x24187100 0x01 0x00 0x00 0x2418c100 0x01 0x00 0x00 0x24401e64 0x01 0x00 0x00 0x24401ea0 0x01 0x00 0x00 0x24403e64 0x01 0x00 0x00 0x24403ea0 0x01 0x00 0x00 0x2440527c 0x01 0x00 0x00 0x24405290 0x01 0x00 0x00 0x244054ec 0x01 0x00 0x00 0x244054f4 0x01 0x00 0x00 0x24405514 0x01 0x00 0x00 0x2440551c 0x01 0x00 0x00 0x24405524 0x01 0x00 0x00 0x24405548 0x01 0x00 0x00 0x24405550 0x01 0x00 0x00 0x24405558 0x01 0x00 0x00 0x244055b8 0x01 0x00 0x00 0x244055c0 0x01 0x00 0x00 0x244055ec 0x01 0x00 0x00 0x24405870 0x01 0x00 0x00 0x244058a0 0x01 0x00 0x00 0x244058a8 0x01 0x00 0x00 0x244058b0 0x01 0x00 0x00 0x244058b8 0x01 0x00 0x00 0x244058d8 0x01 0x00 0x00 0x244058dc 0x01 0x00 0x00 0x244058f4 0x01 0x00 0x00 0x244058fc 0x01 0x00 0x00 0x24405920 0x01 0x00 0x00 0x24405928 0x01 0x00 0x00 0x24405944 0x01 0x00 0x00 0x24406604 0x01 0x00 0x00 0x2440660c 0x01 0x00 0x00 0x24440310 0x01 0x00 0x00 0x24440400 0x01 0x00 0x00 0x24440404 0x01 0x00 0x00 0x24440410 0x01 0x00 0x00 0x24440414 0x01 0x00 0x00 0x24440418 0x01 0x00 0x00 0x24440428 0x01 0x00 0x00 0x24440430 0x01 0x00 0x00 0x24440440 0x01 0x00 0x00 0x24440448 0x01 0x00 0x00 0x244404a0 0x01 0x00 0x00 0x244404b0 0x01 0x00 0x00 0x244404b4 0x01 0x00 0x00 0x244404b8 0x01 0x00 0x00 0x244404d0 0x01 0x00 0x00 0x244404d4 0x01 0x00 0x00 0x2444341c 0x01 0x00 0x00 0x24445804 0x01 0x00 0x00 0x2444590c 0x01 0x00 0x00 0x24445a14 0x01 0x00 0x00 0x24445c1c 0x01 0x00 0x00 0x24445c38 0x01 0x00 0x00 0x24449100 0x01 0x00 0x00 0x24449110 0x01 0x00 0x00 0x24449120 0x01 0x00 0x00 0x24449180 0x01 0x00 0x00 0x24449184 0x01 0x00 0x00 0x24460618 0x01 0x00 0x00 0x24460684 0x01 0x00 0x00 0x2446068c 0x01 0x00 0x00 0x24481e64 0x01 0x00 0x00 0x24481ea0 0x01 0x00 0x00 0x24483e64 0x01 0x00 0x00 0x24483ea0 0x01 0x00 0x00 0x2448527c 0x01 0x00 0x00 0x24485290 0x01 0x00 0x00 0x244854ec 0x01 0x00 0x00 0x244854f4 0x01 0x00 0x00 0x24485514 0x01 0x00 0x00 0x2448551c 0x01 0x00 0x00 0x24485524 0x01 0x00 0x00 0x24485548 0x01 0x00 0x00 0x24485550 0x01 0x00 0x00 0x24485558 0x01 0x00 0x00 0x244855b8 0x01 0x00 0x00 0x244855c0 0x01 0x00 0x00 0x244855ec 0x01 0x00 0x00 0x24485870 0x01 0x00 0x00 0x244858a0 0x01 0x00 0x00 0x244858a8 0x01 0x00 0x00 0x244858b0 0x01 0x00 0x00 0x244858b8 0x01 0x00 0x00 0x244858d8 0x01 0x00 0x00 0x244858dc 0x01 0x00 0x00 0x244858f4 0x01 0x00 0x00 0x244858fc 0x01 0x00 0x00 0x24485920 0x01 0x00 0x00 0x24485928 0x01 0x00 0x00 0x24485944 0x01 0x00 0x00 0x24486604 0x01 0x00 0x00 0x2448660c 0x01 0x00 0x00 0x244c0310 0x01 0x00 0x00 0x244c0400 0x01 0x00 0x00 0x244c0404 0x01 0x00 0x00 0x244c0410 0x01 0x00 0x00 0x244c0414 0x01 0x00 0x00 0x244c0418 0x01 0x00 0x00 0x244c0428 0x01 0x00 0x00 0x244c0430 0x01 0x00 0x00 0x244c0440 0x01 0x00 0x00 0x244c0448 0x01 0x00 0x00 0x244c04a0 0x01 0x00 0x00 0x244c04b0 0x01 0x00 0x00 0x244c04b4 0x01 0x00 0x00 0x244c04b8 0x01 0x00 0x00 0x244c04d0 0x01 0x00 0x00 0x244c04d4 0x01 0x00 0x00 0x244c341c 0x01 0x00 0x00 0x244c5804 0x01 0x00 0x00 0x244c590c 0x01 0x00 0x00 0x244c5a14 0x01 0x00 0x00 0x244c5c1c 0x01 0x00 0x00 0x244c5c38 0x01 0x00 0x00 0x244c9100 0x01 0x00 0x00 0x244c9110 0x01 0x00 0x00 0x244c9120 0x01 0x00 0x00 0x244c9180 0x01 0x00 0x00 0x244c9184 0x01 0x00 0x00 0x244e0618 0x01 0x00 0x00 0x244e0684 0x01 0x00 0x00 0x244e068c 0x01 0x00 0x00 0x24601e64 0x01 0x00 0x00 0x24601ea0 0x01 0x00 0x00 0x24603e64 0x01 0x00 0x00 0x24603ea0 0x01 0x00 0x00 0x2460527c 0x01 0x00 0x00 0x24605290 0x01 0x00 0x00 0x246054ec 0x01 0x00 0x00 0x246054f4 0x01 0x00 0x00 0x24605514 0x01 0x00 0x00 0x2460551c 0x01 0x00 0x00 0x24605524 0x01 0x00 0x00 0x24605548 0x01 0x00 0x00 0x24605550 0x01 0x00 0x00 0x24605558 0x01 0x00 0x00 0x246055b8 0x01 0x00 0x00 0x246055c0 0x01 0x00 0x00 0x246055ec 0x01 0x00 0x00 0x24605870 0x01 0x00 0x00 0x246058a0 0x01 0x00 0x00 0x246058a8 0x01 0x00 0x00 0x246058b0 0x01 0x00 0x00 0x246058b8 0x01 0x00 0x00 0x246058d8 0x01 0x00 0x00 0x246058dc 0x01 0x00 0x00 0x246058f4 0x01 0x00 0x00 0x246058fc 0x01 0x00 0x00 0x24605920 0x01 0x00 0x00 0x24605928 0x01 0x00 0x00 0x24605944 0x01 0x00 0x00 0x24606604 0x01 0x00 0x00 0x2460660c 0x01 0x00 0x00 0x24640310 0x01 0x00 0x00 0x24640400 0x01 0x00 0x00 0x24640404 0x01 0x00 0x00 0x24640410 0x01 0x00 0x00 0x24640414 0x01 0x00 0x00 0x24640418 0x01 0x00 0x00 0x24640428 0x01 0x00 0x00 0x24640430 0x01 0x00 0x00 0x24640440 0x01 0x00 0x00 0x24640448 0x01 0x00 0x00 0x246404a0 0x01 0x00 0x00 0x246404b0 0x01 0x00 0x00 0x246404b4 0x01 0x00 0x00 0x246404b8 0x01 0x00 0x00 0x246404d0 0x01 0x00 0x00 0x246404d4 0x01 0x00 0x00 0x2464341c 0x01 0x00 0x00 0x24645804 0x01 0x00 0x00 0x2464590c 0x01 0x00 0x00 0x24645a14 0x01 0x00 0x00 0x24645c1c 0x01 0x00 0x00 0x24645c38 0x01 0x00 0x00 0x24649100 0x01 0x00 0x00 0x24649110 0x01 0x00 0x00 0x24649120 0x01 0x00 0x00 0x24649180 0x01 0x00 0x00 0x24649184 0x01 0x00 0x00 0x24660618 0x01 0x00 0x00 0x24660684 0x01 0x00 0x00 0x2466068c 0x01 0x00 0x00 0x24681e64 0x01 0x00 0x00 0x24681ea0 0x01 0x00 0x00 0x24683e64 0x01 0x00 0x00 0x24683ea0 0x01 0x00 0x00 0x2468527c 0x01 0x00 0x00 0x24685290 0x01 0x00 0x00 0x246854ec 0x01 0x00 0x00 0x246854f4 0x01 0x00 0x00 0x24685514 0x01 0x00 0x00 0x2468551c 0x01 0x00 0x00 0x24685524 0x01 0x00 0x00 0x24685548 0x01 0x00 0x00 0x24685550 0x01 0x00 0x00 0x24685558 0x01 0x00 0x00 0x246855b8 0x01 0x00 0x00 0x246855c0 0x01 0x00 0x00 0x246855ec 0x01 0x00 0x00 0x24685870 0x01 0x00 0x00 0x246858a0 0x01 0x00 0x00 0x246858a8 0x01 0x00 0x00 0x246858b0 0x01 0x00 0x00 0x246858b8 0x01 0x00 0x00 0x246858d8 0x01 0x00 0x00 0x246858dc 0x01 0x00 0x00 0x246858f4 0x01 0x00 0x00 0x246858fc 0x01 0x00 0x00 0x24685920 0x01 0x00 0x00 0x24685928 0x01 0x00 0x00 0x24685944 0x01 0x00 0x00 0x24686604 0x01 0x00 0x00 0x2468660c 0x01 0x00 0x00 0x246c0310 0x01 0x00 0x00 0x246c0400 0x01 0x00 0x00 0x246c0404 0x01 0x00 0x00 0x246c0410 0x01 0x00 0x00 0x246c0414 0x01 0x00 0x00 0x246c0418 0x01 0x00 0x00 0x246c0428 0x01 0x00 0x00 0x246c0430 0x01 0x00 0x00 0x246c0440 0x01 0x00 0x00 0x246c0448 0x01 0x00 0x00 0x246c04a0 0x01 0x00 0x00 0x246c04b0 0x01 0x00 0x00 0x246c04b4 0x01 0x00 0x00 0x246c04b8 0x01 0x00 0x00 0x246c04d0 0x01 0x00 0x00 0x246c04d4 0x01 0x00 0x00 0x246c341c 0x01 0x00 0x00 0x246c5804 0x01 0x00 0x00 0x246c590c 0x01 0x00 0x00 0x246c5a14 0x01 0x00 0x00 0x246c5c1c 0x01 0x00 0x00 0x246c5c38 0x01 0x00 0x00 0x246c9100 0x01 0x00 0x00 0x246c9110 0x01 0x00 0x00 0x246c9120 0x01 0x00 0x00 0x246c9180 0x01 0x00 0x00 0x246c9184 0x01 0x00 0x00 0x246e0618 0x01 0x00 0x00 0x246e0684 0x01 0x00 0x00 0x246e068c 0x01 0x00 0x00 0x24840310 0x01 0x00 0x00 0x24840400 0x01 0x00 0x00 0x24840404 0x01 0x00 0x00 0x24840410 0x01 0x00 0x00 0x24840414 0x01 0x00 0x00 0x24840418 0x01 0x00 0x00 0x24840428 0x01 0x00 0x00 0x24840430 0x01 0x00 0x00 0x24840440 0x01 0x00 0x00 0x24840448 0x01 0x00 0x00 0x248404a0 0x01 0x00 0x00 0x248404b0 0x01 0x00 0x00 0x248404b4 0x01 0x00 0x00 0x248404b8 0x01 0x00 0x00 0x248404d0 0x01 0x00 0x00 0x248404d4 0x01 0x00 0x00 0x2484341c 0x01 0x00 0x00 0x24845804 0x01 0x00 0x00 0x2484590c 0x01 0x00 0x00 0x24845a14 0x01 0x00 0x00 0x24845c1c 0x01 0x00 0x00 0x24845c38 0x01 0x00 0x00 0x24849100 0x01 0x00 0x00 0x24849110 0x01 0x00 0x00 0x24849120 0x01 0x00 0x00 0x24849180 0x01 0x00 0x00 0x24849184 0x01 0x00 0x00 0x24860618 0x01 0x00 0x00 0x24860684 0x01 0x00 0x00 0x2486068c 0x01 0x00 0x00 0x248c0310 0x01 0x00 0x00 0x248c0400 0x01 0x00 0x00 0x248c0404 0x01 0x00 0x00 0x248c0410 0x01 0x00 0x00 0x248c0414 0x01 0x00 0x00 0x248c0418 0x01 0x00 0x00 0x248c0428 0x01 0x00 0x00 0x248c0430 0x01 0x00 0x00 0x248c0440 0x01 0x00 0x00 0x248c0448 0x01 0x00 0x00 0x248c04a0 0x01 0x00 0x00 0x248c04b0 0x01 0x00 0x00 0x248c04b4 0x01 0x00 0x00 0x248c04b8 0x01 0x00 0x00 0x248c04d0 0x01 0x00 0x00 0x248c04d4 0x01 0x00 0x00 0x248c341c 0x01 0x00 0x00 0x248c5804 0x01 0x00 0x00 0x248c590c 0x01 0x00 0x00 0x248c5a14 0x01 0x00 0x00 0x248c5c1c 0x01 0x00 0x00 0x248c5c38 0x01 0x00 0x00 0x248c9100 0x01 0x00 0x00 0x248c9110 0x01 0x00 0x00 0x248c9120 0x01 0x00 0x00 0x248c9180 0x01 0x00 0x00 0x248c9184 0x01 0x00 0x00 0x248e0618 0x01 0x00 0x00 0x248e0684 0x01 0x00 0x00 0x248e068c 0x01 0x00 0x00 0x25020348 0x01 0x00 0x00 0x25020480 0x01 0x00 0x00 0x25022400 0x01 0x00 0x00 0x25023220 0x01 0x00 0x00 0x25023224 0x01 0x00 0x00 0x25023228 0x01 0x00 0x00 0x2502322c 0x01 0x00 0x00 0x25023258 0x01 0x00 0x00 0x2502325c 0x01 0x00 0x00 0x25023308 0x01 0x00 0x00 0x25023318 0x01 0x00 0x00 0x25038100 0x01 0x00 0x00 0x2503c030 0x01 0x00 0x00 0x25042044 0x01 0x00 0x00 0x25042048 0x01 0x00 0x00 0x2504204c 0x01 0x00 0x00 0x250420b0 0x01 0x00 0x00 0x25042104 0x01 0x00 0x00 0x25042114 0x01 0x00 0x00 0x25048004 0x01 0x00 0x00 0x25048008 0x01 0x00 0x00 0x2504800c 0x01 0x00 0x00 0x25048010 0x01 0x00 0x00 0x25048014 0x01 0x00 0x00 0x2504c030 0x01 0x00 0x00 0x25050020 0x01 0x00 0x00 0x2506004c 0x01 0x00 0x00 0x25060050 0x01 0x00 0x00 0x25060054 0x01 0x00 0x00 0x25060058 0x01 0x00 0x00 0x2506005c 0x01 0x00 0x00 0x25060060 0x01 0x00 0x00 0x25060064 0x01 0x00 0x00 0x25060068 0x01 0x00 0x00 0x25220348 0x01 0x00 0x00 0x25220480 0x01 0x00 0x00 0x25222400 0x01 0x00 0x00 0x25223220 0x01 0x00 0x00 0x25223224 0x01 0x00 0x00 0x25223228 0x01 0x00 0x00 0x2522322c 0x01 0x00 0x00 0x25223258 0x01 0x00 0x00 0x2522325c 0x01 0x00 0x00 0x25223308 0x01 0x00 0x00 0x25223318 0x01 0x00 0x00 0x25238100 0x01 0x00 0x00 0x2523c030 0x01 0x00 0x00 0x25242044 0x01 0x00 0x00 0x25242048 0x01 0x00 0x00 0x2524204c 0x01 0x00 0x00 0x252420b0 0x01 0x00 0x00 0x25242104 0x01 0x00 0x00 0x25242114 0x01 0x00 0x00 0x25248004 0x01 0x00 0x00 0x25248008 0x01 0x00 0x00 0x2524800c 0x01 0x00 0x00 0x25248010 0x01 0x00 0x00 0x25248014 0x01 0x00 0x00 0x2524c030 0x01 0x00 0x00 0x25250020 0x01 0x00 0x00 0x2526004c 0x01 0x00 0x00 0x25260050 0x01 0x00 0x00 0x25260054 0x01 0x00 0x00 0x25260058 0x01 0x00 0x00 0x2526005c 0x01 0x00 0x00 0x25260060 0x01 0x00 0x00 0x25260064 0x01 0x00 0x00 0x25260068 0x01 0x00 0x00 0x25420348 0x01 0x00 0x00 0x25420480 0x01 0x00 0x00 0x25422400 0x01 0x00 0x00 0x25423220 0x01 0x00 0x00 0x25423224 0x01 0x00 0x00 0x25423228 0x01 0x00 0x00 0x2542322c 0x01 0x00 0x00 0x25423258 0x01 0x00 0x00 0x2542325c 0x01 0x00 0x00 0x25423308 0x01 0x00 0x00 0x25423318 0x01 0x00 0x00 0x25438100 0x01 0x00 0x00 0x2543c030 0x01 0x00 0x00 0x25442044 0x01 0x00 0x00 0x25442048 0x01 0x00 0x00 0x2544204c 0x01 0x00 0x00 0x254420b0 0x01 0x00 0x00 0x25442104 0x01 0x00 0x00 0x25442114 0x01 0x00 0x00 0x25448004 0x01 0x00 0x00 0x25448008 0x01 0x00 0x00 0x2544800c 0x01 0x00 0x00 0x25448010 0x01 0x00 0x00 0x25448014 0x01 0x00 0x00 0x2544c030 0x01 0x00 0x00 0x25450020 0x01 0x00 0x00 0x2546004c 0x01 0x00 0x00 0x25460050 0x01 0x00 0x00 0x25460054 0x01 0x00 0x00 0x25460058 0x01 0x00 0x00 0x2546005c 0x01 0x00 0x00 0x25460060 0x01 0x00 0x00 0x25460064 0x01 0x00 0x00 0x25460068 0x01 0x00 0x00 0x25620348 0x01 0x00 0x00 0x25620480 0x01 0x00 0x00 0x25622400 0x01 0x00 0x00 0x25623220 0x01 0x00 0x00 0x25623224 0x01 0x00 0x00 0x25623228 0x01 0x00 0x00 0x2562322c 0x01 0x00 0x00 0x25623258 0x01 0x00 0x00 0x2562325c 0x01 0x00 0x00 0x25623308 0x01 0x00 0x00 0x25623318 0x01 0x00 0x00 0x25638100 0x01 0x00 0x00 0x2563c030 0x01 0x00 0x00 0x25642044 0x01 0x00 0x00 0x25642048 0x01 0x00 0x00 0x2564204c 0x01 0x00 0x00 0x256420b0 0x01 0x00 0x00 0x25642104 0x01 0x00 0x00 0x25642114 0x01 0x00 0x00 0x25648004 0x01 0x00 0x00 0x25648008 0x01 0x00 0x00 0x2564800c 0x01 0x00 0x00 0x25648010 0x01 0x00 0x00 0x25648014 0x01 0x00 0x00 0x2564c030 0x01 0x00 0x00 0x25650020 0x01 0x00 0x00 0x2566004c 0x01 0x00 0x00 0x25660050 0x01 0x00 0x00 0x25660054 0x01 0x00 0x00 0x25660058 0x01 0x00 0x00 0x2566005c 0x01 0x00 0x00 0x25660060 0x01 0x00 0x00 0x25660064 0x01 0x00 0x00 0x25660068 0x01 0x00 0x00 0x25820348 0x01 0x00 0x00 0x25820480 0x01 0x00 0x00 0x25822400 0x01 0x00 0x00 0x25823220 0x01 0x00 0x00 0x25823224 0x01 0x00 0x00 0x25823228 0x01 0x00 0x00 0x2582322c 0x01 0x00 0x00 0x25823258 0x01 0x00 0x00 0x2582325c 0x01 0x00 0x00 0x25823308 0x01 0x00 0x00 0x25823318 0x01 0x00 0x00 0x25838100 0x01 0x00 0x00 0x2583c030 0x01 0x00 0x00 0x25842044 0x01 0x00 0x00 0x25842048 0x01 0x00 0x00 0x2584204c 0x01 0x00 0x00 0x258420b0 0x01 0x00 0x00 0x25842104 0x01 0x00 0x00 0x25842114 0x01 0x00 0x00 0x25848004 0x01 0x00 0x00 0x25848008 0x01 0x00 0x00 0x2584800c 0x01 0x00 0x00 0x25848010 0x01 0x00 0x00 0x25848014 0x01 0x00 0x00 0x2584c030 0x01 0x00 0x00 0x25850020 0x01 0x00 0x00 0x2586004c 0x01 0x00 0x00 0x25860050 0x01 0x00 0x00 0x25860054 0x01 0x00 0x00 0x25860058 0x01 0x00 0x00 0x2586005c 0x01 0x00 0x00 0x25860060 0x01 0x00 0x00 0x25860064 0x01 0x00 0x00 0x25860068 0x01 0x00 0x00 0x25a20348 0x01 0x00 0x00 0x25a20480 0x01 0x00 0x00 0x25a22400 0x01 0x00 0x00 0x25a23220 0x01 0x00 0x00 0x25a23224 0x01 0x00 0x00 0x25a23228 0x01 0x00 0x00 0x25a2322c 0x01 0x00 0x00 0x25a23258 0x01 0x00 0x00 0x25a2325c 0x01 0x00 0x00 0x25a23308 0x01 0x00 0x00 0x25a23318 0x01 0x00 0x00 0x25a38100 0x01 0x00 0x00 0x25a3c030 0x01 0x00 0x00 0x25a42044 0x01 0x00 0x00 0x25a42048 0x01 0x00 0x00 0x25a4204c 0x01 0x00 0x00 0x25a420b0 0x01 0x00 0x00 0x25a42104 0x01 0x00 0x00 0x25a42114 0x01 0x00 0x00 0x25a48004 0x01 0x00 0x00 0x25a48008 0x01 0x00 0x00 0x25a4800c 0x01 0x00 0x00 0x25a48010 0x01 0x00 0x00 0x25a48014 0x01 0x00 0x00 0x25a4c030 0x01 0x00 0x00 0x25a50020 0x01 0x00 0x00 0x25a6004c 0x01 0x00 0x00 0x25a60050 0x01 0x00 0x00 0x25a60054 0x01 0x00 0x00 0x25a60058 0x01 0x00 0x00 0x25a6005c 0x01 0x00 0x00 0x25a60060 0x01 0x00 0x00 0x25a60064 0x01 0x00 0x00 0x25a60068 0x01 0x00 0x00 0x25a01004 0x01 0x00 0x00 0x25a00004 0x01 0x00 0x00 0x25a03004 0x01 0x00 0x00 0x25a04004 0x01 0x00 0x00 0x25a02004 0x01 0x00 0x00 0x25a05004 0x01 0x00 0x00 0x25a06004 0x01 0x00 0x00 0x25a07004 0x01 0x00 0x00 0x25a08004 0x01 0x00 0x00 0x25a09004 0x01 0x00 0x00 0x25a0a004 0x01 0x00 0x00 0x25a0b004 0x01 0x00 0x00 0x25a0c004 0x01 0x00 0x00 0x25a0d004 0x01 0x00 0x00 0x25a0e004 0x01 0x00 0x00 0x25a0f004 0x01 0x00 0x00 0x25a10004 0x01 0x00 0x00 0x25a11004 0x01 0x00 0x00 0x25a12004 0x01 0x00 0x00 0x25a13004 0x01 0x00 0x00 0x25a14004 0x01 0x00 0x00 0x25a15004 0x01 0x00 0x00 0x25a16004 0x01 0x00 0x00 0x25a17004 0x01 0x00 0x00 0x25a19004 0x01 0x00 0x00 0x25a1a004 0x01 0x00 0x00 0x25a1b004 0x01 0x00 0x00 0x25a1c004 0x01 0x00 0x00 0x25a1d004 0x01 0x00 0x00 0x25a1e004 0x01 0x00 0x00 0x25a1f004 0x01 0x00 0x00 0x25001004 0x01 0x00 0x00 0x25000004 0x01 0x00 0x00 0x25003004 0x01 0x00 0x00 0x25004004 0x01 0x00 0x00 0x25002004 0x01 0x00 0x00 0x25005004 0x01 0x00 0x00 0x25006004 0x01 0x00 0x00 0x25007004 0x01 0x00 0x00 0x25008004 0x01 0x00 0x00 0x25009004 0x01 0x00 0x00 0x2500a004 0x01 0x00 0x00 0x2500b004 0x01 0x00 0x00 0x2500c004 0x01 0x00 0x00 0x2500d004 0x01 0x00 0x00 0x2500e004 0x01 0x00 0x00 0x2500f004 0x01 0x00 0x00 0x25010004 0x01 0x00 0x00 0x25011004 0x01 0x00 0x00 0x25012004 0x01 0x00 0x00 0x25013004 0x01 0x00 0x00 0x25014004 0x01 0x00 0x00 0x25015004 0x01 0x00 0x00 0x25016004 0x01 0x00 0x00 0x25017004 0x01 0x00 0x00 0x25018004 0x01 0x00 0x00 0x25019004 0x01 0x00 0x00 0x2501a004 0x01 0x00 0x00 0x2501b004 0x01 0x00 0x00 0x2501c004 0x01 0x00 0x00 0x2501d004 0x01 0x00 0x00 0x2501e004 0x01 0x00 0x00 0x2501f004 0x01 0x00 0x00 0x25201004 0x01 0x00 0x00 0x25200004 0x01 0x00 0x00 0x25203004 0x01 0x00 0x00 0x25204004 0x01 0x00 0x00 0x25202004 0x01 0x00 0x00 0x25205004 0x01 0x00 0x00 0x25206004 0x01 0x00 0x00 0x25207004 0x01 0x00 0x00 0x25208004 0x01 0x00 0x00 0x25209004 0x01 0x00 0x00 0x2520a004 0x01 0x00 0x00 0x2520b004 0x01 0x00 0x00 0x2520c004 0x01 0x00 0x00 0x2520d004 0x01 0x00 0x00 0x2520e004 0x01 0x00 0x00 0x2520f004 0x01 0x00 0x00 0x25210004 0x01 0x00 0x00 0x25211004 0x01 0x00 0x00 0x25212004 0x01 0x00 0x00 0x25213004 0x01 0x00 0x00 0x25214004 0x01 0x00 0x00 0x25215004 0x01 0x00 0x00 0x25216004 0x01 0x00 0x00 0x25217004 0x01 0x00 0x00 0x25218004 0x01 0x00 0x00 0x25219004 0x01 0x00 0x00 0x2521a004 0x01 0x00 0x00 0x2521b004 0x01 0x00 0x00 0x2521c004 0x01 0x00 0x00 0x2521d004 0x01 0x00 0x00 0x2521e004 0x01 0x00 0x00 0x2521f004 0x01 0x00 0x00 0x25401004 0x01 0x00 0x00 0x25400004 0x01 0x00 0x00 0x25403004 0x01 0x00 0x00 0x25404004 0x01 0x00 0x00 0x25402004 0x01 0x00 0x00 0x25405004 0x01 0x00 0x00 0x25406004 0x01 0x00 0x00 0x25407004 0x01 0x00 0x00 0x25408004 0x01 0x00 0x00 0x25409004 0x01 0x00 0x00 0x2540a004 0x01 0x00 0x00 0x2540b004 0x01 0x00 0x00 0x2540c004 0x01 0x00 0x00 0x2540d004 0x01 0x00 0x00 0x2540e004 0x01 0x00 0x00 0x2540f004 0x01 0x00 0x00 0x25410004 0x01 0x00 0x00 0x25411004 0x01 0x00 0x00 0x25412004 0x01 0x00 0x00 0x25413004 0x01 0x00 0x00 0x25414004 0x01 0x00 0x00 0x25415004 0x01 0x00 0x00 0x25416004 0x01 0x00 0x00 0x25417004 0x01 0x00 0x00 0x25418004 0x01 0x00 0x00 0x25419004 0x01 0x00 0x00 0x2541a004 0x01 0x00 0x00 0x2541b004 0x01 0x00 0x00 0x2541c004 0x01 0x00 0x00 0x2541d004 0x01 0x00 0x00 0x2541e004 0x01 0x00 0x00 0x2541f004 0x01 0x00 0x00 0x25601004 0x01 0x00 0x00 0x25600004 0x01 0x00 0x00 0x25603004 0x01 0x00 0x00 0x25604004 0x01 0x00 0x00 0x25602004 0x01 0x00 0x00 0x25605004 0x01 0x00 0x00 0x25606004 0x01 0x00 0x00 0x25607004 0x01 0x00 0x00 0x25608004 0x01 0x00 0x00 0x25609004 0x01 0x00 0x00 0x2560a004 0x01 0x00 0x00 0x2560b004 0x01 0x00 0x00 0x2560c004 0x01 0x00 0x00 0x2560d004 0x01 0x00 0x00 0x2560e004 0x01 0x00 0x00 0x2560f004 0x01 0x00 0x00 0x25610004 0x01 0x00 0x00 0x25611004 0x01 0x00 0x00 0x25612004 0x01 0x00 0x00 0x25613004 0x01 0x00 0x00 0x25614004 0x01 0x00 0x00 0x25615004 0x01 0x00 0x00 0x25616004 0x01 0x00 0x00 0x25617004 0x01 0x00 0x00 0x25618004 0x01 0x00 0x00 0x25619004 0x01 0x00 0x00 0x2561a004 0x01 0x00 0x00 0x2561b004 0x01 0x00 0x00 0x2561c004 0x01 0x00 0x00 0x2561d004 0x01 0x00 0x00 0x2561e004 0x01 0x00 0x00 0x2561f004 0x01 0x00 0x00 0x250a002c 0x01 0x00 0x00 0x250a009c 0x01 0x00 0x00 0x250a00a0 0x01 0x00 0x00 0x250a00a8 0x01 0x00 0x00 0x250a00ac 0x01 0x00 0x00 0x250a00b0 0x01 0x00 0x00 0x250a00b8 0x01 0x00 0x00 0x250a00c0 0x01 0x00 0x00 0x250a00c4 0x01 0x00 0x00 0x250a00cc 0x01 0x00 0x00 0x250a00d0 0x01 0x00 0x00 0x250a00d4 0x01 0x00 0x00 0x250a00d8 0x01 0x00 0x00 0x250a00e0 0x01 0x00 0x00 0x250a00e8 0x01 0x00 0x00 0x250a00f0 0x01 0x00 0x00 0x250a00f0 0x01 0x00 0x00 0x250a0100 0x01 0x00 0x00 0x250a0108 0x01 0x00 0x00 0x250a0110 0x01 0x00 0x00 0x250a0118 0x01 0x00 0x00 0x250a0120 0x01 0x00 0x00 0x250a0128 0x01 0x00 0x00 0x250a1010 0x01 0x00 0x00 0x250a1070 0x01 0x00 0x00 0x250a3004 0x01 0x00 0x00 0x254a002c 0x01 0x00 0x00 0x254a009c 0x01 0x00 0x00 0x254a00a0 0x01 0x00 0x00 0x254a00a8 0x01 0x00 0x00 0x254a00ac 0x01 0x00 0x00 0x254a00b0 0x01 0x00 0x00 0x254a00b8 0x01 0x00 0x00 0x254a00c0 0x01 0x00 0x00 0x254a00c4 0x01 0x00 0x00 0x254a00cc 0x01 0x00 0x00 0x254a00d0 0x01 0x00 0x00 0x254a00d4 0x01 0x00 0x00 0x254a00d8 0x01 0x00 0x00 0x254a00e0 0x01 0x00 0x00 0x254a00e8 0x01 0x00 0x00 0x254a00f0 0x01 0x00 0x00 0x254a00f0 0x01 0x00 0x00 0x254a0100 0x01 0x00 0x00 0x254a0108 0x01 0x00 0x00 0x254a0110 0x01 0x00 0x00 0x254a0118 0x01 0x00 0x00 0x254a0120 0x01 0x00 0x00 0x254a0128 0x01 0x00 0x00 0x254a1010 0x01 0x00 0x00 0x254a1070 0x01 0x00 0x00 0x254a3004 0x01 0x00 0x00 0x252a002c 0x01 0x00 0x00 0x252a009c 0x01 0x00 0x00 0x252a00a0 0x01 0x00 0x00 0x252a00a8 0x01 0x00 0x00 0x252a00ac 0x01 0x00 0x00 0x252a00b0 0x01 0x00 0x00 0x252a00b8 0x01 0x00 0x00 0x252a00c0 0x01 0x00 0x00 0x252a00c4 0x01 0x00 0x00 0x252a00cc 0x01 0x00 0x00 0x252a00d0 0x01 0x00 0x00 0x252a00d4 0x01 0x00 0x00 0x252a00d8 0x01 0x00 0x00 0x252a00e0 0x01 0x00 0x00 0x252a00e8 0x01 0x00 0x00 0x252a00f0 0x01 0x00 0x00 0x252a00f0 0x01 0x00 0x00 0x252a0100 0x01 0x00 0x00 0x252a0108 0x01 0x00 0x00 0x252a0110 0x01 0x00 0x00 0x252a0118 0x01 0x00 0x00 0x252a0120 0x01 0x00 0x00 0x252a0128 0x01 0x00 0x00 0x252a1010 0x01 0x00 0x00 0x252a1070 0x01 0x00 0x00 0x252a3004 0x01 0x00 0x00 0x256a002c 0x01 0x00 0x00 0x256a009c 0x01 0x00 0x00 0x256a00a0 0x01 0x00 0x00 0x256a00a8 0x01 0x00 0x00 0x256a00ac 0x01 0x00 0x00 0x256a00b0 0x01 0x00 0x00 0x256a00b8 0x01 0x00 0x00 0x256a00c0 0x01 0x00 0x00 0x256a00c4 0x01 0x00 0x00 0x256a00cc 0x01 0x00 0x00 0x256a00d0 0x01 0x00 0x00 0x256a00d4 0x01 0x00 0x00 0x256a00d8 0x01 0x00 0x00 0x256a00e0 0x01 0x00 0x00 0x256a00e8 0x01 0x00 0x00 0x256a00f0 0x01 0x00 0x00 0x256a00f0 0x01 0x00 0x00 0x256a0100 0x01 0x00 0x00 0x256a0108 0x01 0x00 0x00 0x256a0110 0x01 0x00 0x00 0x256a0118 0x01 0x00 0x00 0x256a0120 0x01 0x00 0x00 0x256a0128 0x01 0x00 0x00 0x256a1010 0x01 0x00 0x00 0x256a1070 0x01 0x00 0x00 0x256a3004 0x01 0x00 0x00 0x2507601c 0x01 0x00 0x00 0x25076020 0x01 0x00 0x00 0x25076024 0x01 0x00 0x00 0x25076028 0x01 0x00 0x00 0x25076034 0x01 0x00 0x00 0x25076038 0x01 0x00 0x00 0x2507603c 0x01 0x00 0x00 0x25076040 0x01 0x00 0x00 0x25076058 0x01 0x00 0x00 0x25076060 0x01 0x00 0x00 0x25076064 0x01 0x00 0x00 0x25076200 0x01 0x00 0x00 0x25077020 0x01 0x00 0x00 0x25077030 0x01 0x00 0x00 0x25077034 0x01 0x00 0x00 0x25077038 0x01 0x00 0x00 0x2507703c 0x01 0x00 0x00 0x25077040 0x01 0x00 0x00 0x25077044 0x01 0x00 0x00 0x25077048 0x01 0x00 0x00 0x2507704c 0x01 0x00 0x00 0x25077050 0x01 0x00 0x00 0x25077054 0x01 0x00 0x00 0x25077058 0x01 0x00 0x00 0x2507705c 0x01 0x00 0x00 0x25077060 0x01 0x00 0x00 0x25077064 0x01 0x00 0x00 0x25077068 0x01 0x00 0x00 0x2507706c 0x01 0x00 0x00 0x25077070 0x01 0x00 0x00 0x25077074 0x01 0x00 0x00 0x25077078 0x01 0x00 0x00 0x2507707c 0x01 0x00 0x00 0x25077084 0x01 0x00 0x00 0x25077090 0x01 0x00 0x00 0x25077094 0x01 0x00 0x00 0x25077098 0x01 0x00 0x00 0x2507709c 0x01 0x00 0x00 0x250770a0 0x01 0x00 0x00 0x25077218 0x01 0x00 0x00 0x2507721c 0x01 0x00 0x00 0x25077220 0x01 0x00 0x00 0x25077224 0x01 0x00 0x00 0x25077228 0x01 0x00 0x00 0x2507722c 0x01 0x00 0x00 0x25077230 0x01 0x00 0x00 0x25077234 0x01 0x00 0x00 0x2547601c 0x01 0x00 0x00 0x25476020 0x01 0x00 0x00 0x25476024 0x01 0x00 0x00 0x25476028 0x01 0x00 0x00 0x25476034 0x01 0x00 0x00 0x25476038 0x01 0x00 0x00 0x2547603c 0x01 0x00 0x00 0x25476040 0x01 0x00 0x00 0x25476058 0x01 0x00 0x00 0x25476060 0x01 0x00 0x00 0x25476064 0x01 0x00 0x00 0x25476200 0x01 0x00 0x00 0x25477020 0x01 0x00 0x00 0x25477030 0x01 0x00 0x00 0x25477034 0x01 0x00 0x00 0x25477038 0x01 0x00 0x00 0x2547703c 0x01 0x00 0x00 0x25477040 0x01 0x00 0x00 0x25477044 0x01 0x00 0x00 0x25477048 0x01 0x00 0x00 0x2547704c 0x01 0x00 0x00 0x25477050 0x01 0x00 0x00 0x25477054 0x01 0x00 0x00 0x25477058 0x01 0x00 0x00 0x2547705c 0x01 0x00 0x00 0x25477060 0x01 0x00 0x00 0x25477064 0x01 0x00 0x00 0x25477068 0x01 0x00 0x00 0x2547706c 0x01 0x00 0x00 0x25477070 0x01 0x00 0x00 0x25477074 0x01 0x00 0x00 0x25477078 0x01 0x00 0x00 0x2547707c 0x01 0x00 0x00 0x25477084 0x01 0x00 0x00 0x25477090 0x01 0x00 0x00 0x25477094 0x01 0x00 0x00 0x25477098 0x01 0x00 0x00 0x2547709c 0x01 0x00 0x00 0x254770a0 0x01 0x00 0x00 0x25477218 0x01 0x00 0x00 0x2547721c 0x01 0x00 0x00 0x25477220 0x01 0x00 0x00 0x25477224 0x01 0x00 0x00 0x25477228 0x01 0x00 0x00 0x2547722c 0x01 0x00 0x00 0x25477230 0x01 0x00 0x00 0x25477234 0x01 0x00 0x00 0x2527601c 0x01 0x00 0x00 0x25276020 0x01 0x00 0x00 0x25276024 0x01 0x00 0x00 0x25276028 0x01 0x00 0x00 0x25276034 0x01 0x00 0x00 0x25276038 0x01 0x00 0x00 0x2527603c 0x01 0x00 0x00 0x25276040 0x01 0x00 0x00 0x25276058 0x01 0x00 0x00 0x25276060 0x01 0x00 0x00 0x25276064 0x01 0x00 0x00 0x25276200 0x01 0x00 0x00 0x25277020 0x01 0x00 0x00 0x25277030 0x01 0x00 0x00 0x25277034 0x01 0x00 0x00 0x25277038 0x01 0x00 0x00 0x2527703c 0x01 0x00 0x00 0x25277040 0x01 0x00 0x00 0x25277044 0x01 0x00 0x00 0x25277048 0x01 0x00 0x00 0x2527704c 0x01 0x00 0x00 0x25277050 0x01 0x00 0x00 0x25277054 0x01 0x00 0x00 0x25277058 0x01 0x00 0x00 0x2527705c 0x01 0x00 0x00 0x25277060 0x01 0x00 0x00 0x25277064 0x01 0x00 0x00 0x25277068 0x01 0x00 0x00 0x2527706c 0x01 0x00 0x00 0x25277070 0x01 0x00 0x00 0x25277074 0x01 0x00 0x00 0x25277078 0x01 0x00 0x00 0x2527707c 0x01 0x00 0x00 0x25277084 0x01 0x00 0x00 0x25277090 0x01 0x00 0x00 0x25277094 0x01 0x00 0x00 0x25277098 0x01 0x00 0x00 0x2527709c 0x01 0x00 0x00 0x252770a0 0x01 0x00 0x00 0x25277218 0x01 0x00 0x00 0x2527721c 0x01 0x00 0x00 0x25277220 0x01 0x00 0x00 0x25277224 0x01 0x00 0x00 0x25277228 0x01 0x00 0x00 0x2527722c 0x01 0x00 0x00 0x25277230 0x01 0x00 0x00 0x25277234 0x01 0x00 0x00 0x2567601c 0x01 0x00 0x00 0x25676020 0x01 0x00 0x00 0x25676024 0x01 0x00 0x00 0x25676028 0x01 0x00 0x00 0x25676034 0x01 0x00 0x00 0x25676038 0x01 0x00 0x00 0x2567603c 0x01 0x00 0x00 0x25676040 0x01 0x00 0x00 0x25676058 0x01 0x00 0x00 0x25676060 0x01 0x00 0x00 0x25676064 0x01 0x00 0x00 0x25676200 0x01 0x00 0x00 0x25677020 0x01 0x00 0x00 0x25677030 0x01 0x00 0x00 0x25677034 0x01 0x00 0x00 0x25677038 0x01 0x00 0x00 0x2567703c 0x01 0x00 0x00 0x25677040 0x01 0x00 0x00 0x25677044 0x01 0x00 0x00 0x25677048 0x01 0x00 0x00 0x2567704c 0x01 0x00 0x00 0x25677050 0x01 0x00 0x00 0x25677054 0x01 0x00 0x00 0x25677058 0x01 0x00 0x00 0x2567705c 0x01 0x00 0x00 0x25677060 0x01 0x00 0x00 0x25677064 0x01 0x00 0x00 0x25677068 0x01 0x00 0x00 0x2567706c 0x01 0x00 0x00 0x25677070 0x01 0x00 0x00 0x25677074 0x01 0x00 0x00 0x25677078 0x01 0x00 0x00 0x2567707c 0x01 0x00 0x00 0x25677084 0x01 0x00 0x00 0x25677090 0x01 0x00 0x00 0x25677094 0x01 0x00 0x00 0x25677098 0x01 0x00 0x00 0x2567709c 0x01 0x00 0x00 0x256770a0 0x01 0x00 0x00 0x25677218 0x01 0x00 0x00 0x2567721c 0x01 0x00 0x00 0x25677220 0x01 0x00 0x00 0x25677224 0x01 0x00 0x00 0x25677228 0x01 0x00 0x00 0x2567722c 0x01 0x00 0x00 0x25677230 0x01 0x00 0x00 0x25677234 0x01 0x00 0x00 0x250a6008 0x01 0x00 0x00 0x250a600c 0x01 0x00 0x00 0x250a6010 0x01 0x00 0x00 0x250a7008 0x01 0x00 0x00 0x250a700c 0x01 0x00 0x00 0x250a7010 0x01 0x00 0x00 0x254a6008 0x01 0x00 0x00 0x254a600c 0x01 0x00 0x00 0x254a6010 0x01 0x00 0x00 0x254a7008 0x01 0x00 0x00 0x254a700c 0x01 0x00 0x00 0x254a7010 0x01 0x00 0x00 0x252a6008 0x01 0x00 0x00 0x252a600c 0x01 0x00 0x00 0x252a6010 0x01 0x00 0x00 0x252a7008 0x01 0x00 0x00 0x252a700c 0x01 0x00 0x00 0x252a7010 0x01 0x00 0x00 0x256a6008 0x01 0x00 0x00 0x256a600c 0x01 0x00 0x00 0x256a6010 0x01 0x00 0x00 0x256a7008 0x01 0x00 0x00 0x256a700c 0x01 0x00 0x00 0x256a7010 0x01 0x00 0x00 0x2507718c 0x01 0x00 0x00 0x250771b0 0x01 0x00 0x00 0x25077204 0x01 0x00 0x00 0x25077208 0x01 0x00 0x00 0x2507720c 0x01 0x00 0x00 0x25077210 0x01 0x00 0x00 0x25077214 0x01 0x00 0x00 0x25023210 0x01 0x00 0x00 0x25025010 0x01 0x00 0x00 0x25025000 0x01 0x00 0x00 0x25040064 0x01 0x00 0x00 0x25040070 0x01 0x00 0x00 0x25040074 0x01 0x00 0x00 0x25040078 0x01 0x00 0x00 0x2504007c 0x01 0x00 0x00 0x25040080 0x01 0x00 0x00 0x2504002c 0x01 0x00 0x00 0x25040030 0x01 0x00 0x00 0x25040034 0x01 0x00 0x00 0x25040038 0x01 0x00 0x00 0x25040048 0x01 0x00 0x00 0x2504004c 0x01 0x00 0x00 0x25040050 0x01 0x00 0x00 0x25040054 0x01 0x00 0x00 0x25040058 0x01 0x00 0x00 0x25040060 0x01 0x00 0x00 0x2547718c 0x01 0x00 0x00 0x254771b0 0x01 0x00 0x00 0x25477204 0x01 0x00 0x00 0x25477208 0x01 0x00 0x00 0x2547720c 0x01 0x00 0x00 0x25477210 0x01 0x00 0x00 0x25477214 0x01 0x00 0x00 0x25423210 0x01 0x00 0x00 0x25425010 0x01 0x00 0x00 0x25425000 0x01 0x00 0x00 0x25440064 0x01 0x00 0x00 0x25440070 0x01 0x00 0x00 0x25440074 0x01 0x00 0x00 0x25440078 0x01 0x00 0x00 0x2544007c 0x01 0x00 0x00 0x25440080 0x01 0x00 0x00 0x2544002c 0x01 0x00 0x00 0x25440030 0x01 0x00 0x00 0x25440034 0x01 0x00 0x00 0x25440038 0x01 0x00 0x00 0x25440048 0x01 0x00 0x00 0x2544004c 0x01 0x00 0x00 0x25440050 0x01 0x00 0x00 0x25440054 0x01 0x00 0x00 0x25440058 0x01 0x00 0x00 0x25440060 0x01 0x00 0x00 0x2527718c 0x01 0x00 0x00 0x252771b0 0x01 0x00 0x00 0x25277204 0x01 0x00 0x00 0x25277208 0x01 0x00 0x00 0x2527720c 0x01 0x00 0x00 0x25277210 0x01 0x00 0x00 0x25277214 0x01 0x00 0x00 0x25223210 0x01 0x00 0x00 0x25225010 0x01 0x00 0x00 0x25225000 0x01 0x00 0x00 0x25240064 0x01 0x00 0x00 0x25240070 0x01 0x00 0x00 0x25240074 0x01 0x00 0x00 0x25240078 0x01 0x00 0x00 0x2524007c 0x01 0x00 0x00 0x25240080 0x01 0x00 0x00 0x2524002c 0x01 0x00 0x00 0x25240030 0x01 0x00 0x00 0x25240034 0x01 0x00 0x00 0x25240038 0x01 0x00 0x00 0x25240048 0x01 0x00 0x00 0x2524004c 0x01 0x00 0x00 0x25240050 0x01 0x00 0x00 0x25240054 0x01 0x00 0x00 0x25240058 0x01 0x00 0x00 0x25240060 0x01 0x00 0x00 0x2567718c 0x01 0x00 0x00 0x256771b0 0x01 0x00 0x00 0x25677204 0x01 0x00 0x00 0x25677208 0x01 0x00 0x00 0x2567720c 0x01 0x00 0x00 0x25677210 0x01 0x00 0x00 0x25677214 0x01 0x00 0x00 0x25623210 0x01 0x00 0x00 0x25625010 0x01 0x00 0x00 0x25625000 0x01 0x00 0x00 0x25640064 0x01 0x00 0x00 0x25640070 0x01 0x00 0x00 0x25640074 0x01 0x00 0x00 0x25640078 0x01 0x00 0x00 0x2564007c 0x01 0x00 0x00 0x25640080 0x01 0x00 0x00 0x2564002c 0x01 0x00 0x00 0x25640030 0x01 0x00 0x00 0x25640034 0x01 0x00 0x00 0x25640038 0x01 0x00 0x00 0x25640048 0x01 0x00 0x00 0x2564004c 0x01 0x00 0x00 0x25640050 0x01 0x00 0x00 0x25640054 0x01 0x00 0x00 0x25640058 0x01 0x00 0x00 0x25640060 0x01 0x00 0x00 0x258a009c 0x01 0x00 0x00 0x258a0128 0x10 0x00 0x00 0x25aa009c 0x01 0x00 0x00 0x25aa0128 0x10 0x00 0x00 0x250a009c 0x01 0x00 0x00 0x250a0128 0x10 0x00 0x00 0x252a009c 0x01 0x00 0x00 0x252a0128 0x10 0x00 0x00 0x254a009c 0x01 0x00 0x00 0x254a0128 0x10 0x00 0x00 0x256a009c 0x01 0x00 0x00 0x256a0128 0x10 0x00 0x00 0x250a9004 0x01 0x00 0x00 0x250a9010 0x01 0x00 0x00 0x250a9014 0x01 0x00 0x00 0x250a9018 0x01 0x00 0x00 0x250a9020 0x01 0x00 0x00 0x250a9024 0x01 0x00 0x00 0x250a9028 0x01 0x00 0x00 0x250a9030 0x01 0x00 0x00 0x250a9034 0x01 0x00 0x00 0x250a9038 0x01 0x00 0x00 0x250a9040 0x01 0x00 0x00 0x250a9044 0x01 0x00 0x00 0x250a9048 0x01 0x00 0x00 0x250a9050 0x01 0x00 0x00 0x250a9054 0x01 0x00 0x00 0x250a9058 0x01 0x00 0x00 0x250aa004 0x01 0x00 0x00 0x250aa010 0x01 0x00 0x00 0x250aa014 0x01 0x00 0x00 0x250aa018 0x01 0x00 0x00 0x250aa020 0x01 0x00 0x00 0x250aa024 0x01 0x00 0x00 0x250aa028 0x01 0x00 0x00 0x250aa030 0x01 0x00 0x00 0x250aa034 0x01 0x00 0x00 0x250aa038 0x01 0x00 0x00 0x250aa040 0x01 0x00 0x00 0x250aa044 0x01 0x00 0x00 0x250aa048 0x01 0x00 0x00 0x250aa050 0x01 0x00 0x00 0x250aa054 0x01 0x00 0x00 0x250aa058 0x01 0x00 0x00 0x250b001c 0x01 0x00 0x00 0x250b101c 0x01 0x00 0x00 0x250b201c 0x01 0x00 0x00 0x250b301c 0x01 0x00 0x00 0x250b401c 0x01 0x00 0x00 0x250b501c 0x01 0x00 0x00 0x250b601c 0x01 0x00 0x00 0x250b701c 0x01 0x00 0x00 0x250b801c 0x01 0x00 0x00 0x250b901c 0x01 0x00 0x00 0x250ba01c 0x01 0x00 0x00 0x250bb01c 0x01 0x00 0x00 0x250bc01c 0x01 0x00 0x00 0x250bd01c 0x01 0x00 0x00 0x250be01c 0x01 0x00 0x00 0x250bf01c 0x01 0x00 0x00 0x254a9004 0x01 0x00 0x00 0x254a9010 0x01 0x00 0x00 0x254a9014 0x01 0x00 0x00 0x254a9018 0x01 0x00 0x00 0x254a9020 0x01 0x00 0x00 0x254a9024 0x01 0x00 0x00 0x254a9028 0x01 0x00 0x00 0x254a9030 0x01 0x00 0x00 0x254a9034 0x01 0x00 0x00 0x254a9038 0x01 0x00 0x00 0x254a9040 0x01 0x00 0x00 0x254a9044 0x01 0x00 0x00 0x254a9048 0x01 0x00 0x00 0x254a9050 0x01 0x00 0x00 0x254a9054 0x01 0x00 0x00 0x254a9058 0x01 0x00 0x00 0x254aa004 0x01 0x00 0x00 0x254aa010 0x01 0x00 0x00 0x254aa014 0x01 0x00 0x00 0x254aa018 0x01 0x00 0x00 0x254aa020 0x01 0x00 0x00 0x254aa024 0x01 0x00 0x00 0x254aa028 0x01 0x00 0x00 0x254aa030 0x01 0x00 0x00 0x254aa034 0x01 0x00 0x00 0x254aa038 0x01 0x00 0x00 0x254aa040 0x01 0x00 0x00 0x254aa044 0x01 0x00 0x00 0x254aa048 0x01 0x00 0x00 0x254aa050 0x01 0x00 0x00 0x254aa054 0x01 0x00 0x00 0x254aa058 0x01 0x00 0x00 0x254b001c 0x01 0x00 0x00 0x254b101c 0x01 0x00 0x00 0x254b201c 0x01 0x00 0x00 0x254b301c 0x01 0x00 0x00 0x254b401c 0x01 0x00 0x00 0x254b501c 0x01 0x00 0x00 0x254b601c 0x01 0x00 0x00 0x254b701c 0x01 0x00 0x00 0x254b801c 0x01 0x00 0x00 0x254b901c 0x01 0x00 0x00 0x254ba01c 0x01 0x00 0x00 0x254bb01c 0x01 0x00 0x00 0x254bc01c 0x01 0x00 0x00 0x254bd01c 0x01 0x00 0x00 0x254be01c 0x01 0x00 0x00 0x254bf01c 0x01 0x00 0x00 0x252a9004 0x01 0x00 0x00 0x252a9010 0x01 0x00 0x00 0x252a9014 0x01 0x00 0x00 0x252a9018 0x01 0x00 0x00 0x252a9020 0x01 0x00 0x00 0x252a9024 0x01 0x00 0x00 0x252a9028 0x01 0x00 0x00 0x252a9030 0x01 0x00 0x00 0x252a9034 0x01 0x00 0x00 0x252a9038 0x01 0x00 0x00 0x252a9040 0x01 0x00 0x00 0x252a9044 0x01 0x00 0x00 0x252a9048 0x01 0x00 0x00 0x252a9050 0x01 0x00 0x00 0x252a9054 0x01 0x00 0x00 0x252a9058 0x01 0x00 0x00 0x252aa004 0x01 0x00 0x00 0x252aa010 0x01 0x00 0x00 0x252aa014 0x01 0x00 0x00 0x252aa018 0x01 0x00 0x00 0x252aa020 0x01 0x00 0x00 0x252aa024 0x01 0x00 0x00 0x252aa028 0x01 0x00 0x00 0x252aa030 0x01 0x00 0x00 0x252aa034 0x01 0x00 0x00 0x252aa038 0x01 0x00 0x00 0x252aa040 0x01 0x00 0x00 0x252aa044 0x01 0x00 0x00 0x252aa048 0x01 0x00 0x00 0x252aa050 0x01 0x00 0x00 0x252aa054 0x01 0x00 0x00 0x252aa058 0x01 0x00 0x00 0x252b001c 0x01 0x00 0x00 0x252b101c 0x01 0x00 0x00 0x252b201c 0x01 0x00 0x00 0x252b301c 0x01 0x00 0x00 0x252b401c 0x01 0x00 0x00 0x252b501c 0x01 0x00 0x00 0x252b601c 0x01 0x00 0x00 0x252b701c 0x01 0x00 0x00 0x252b801c 0x01 0x00 0x00 0x252b901c 0x01 0x00 0x00 0x252ba01c 0x01 0x00 0x00 0x252bb01c 0x01 0x00 0x00 0x252bc01c 0x01 0x00 0x00 0x252bd01c 0x01 0x00 0x00 0x252be01c 0x01 0x00 0x00 0x252bf01c 0x01 0x00 0x00 0x256a9004 0x01 0x00 0x00 0x256a9010 0x01 0x00 0x00 0x256a9014 0x01 0x00 0x00 0x256a9018 0x01 0x00 0x00 0x256a9020 0x01 0x00 0x00 0x256a9024 0x01 0x00 0x00 0x256a9028 0x01 0x00 0x00 0x256a9030 0x01 0x00 0x00 0x256a9034 0x01 0x00 0x00 0x256a9038 0x01 0x00 0x00 0x256a9040 0x01 0x00 0x00 0x256a9044 0x01 0x00 0x00 0x256a9048 0x01 0x00 0x00 0x256a9050 0x01 0x00 0x00 0x256a9054 0x01 0x00 0x00 0x256a9058 0x01 0x00 0x00 0x256aa004 0x01 0x00 0x00 0x256aa010 0x01 0x00 0x00 0x256aa014 0x01 0x00 0x00 0x256aa018 0x01 0x00 0x00 0x256aa020 0x01 0x00 0x00 0x256aa024 0x01 0x00 0x00 0x256aa028 0x01 0x00 0x00 0x256aa030 0x01 0x00 0x00 0x256aa034 0x01 0x00 0x00 0x256aa038 0x01 0x00 0x00 0x256aa040 0x01 0x00 0x00 0x256aa044 0x01 0x00 0x00 0x256aa048 0x01 0x00 0x00 0x256aa050 0x01 0x00 0x00 0x256aa054 0x01 0x00 0x00 0x256aa058 0x01 0x00 0x00 0x256b001c 0x01 0x00 0x00 0x256b101c 0x01 0x00 0x00 0x256b201c 0x01 0x00 0x00 0x256b301c 0x01 0x00 0x00 0x256b401c 0x01 0x00 0x00 0x256b501c 0x01 0x00 0x00 0x256b601c 0x01 0x00 0x00 0x256b701c 0x01 0x00 0x00 0x256b801c 0x01 0x00 0x00 0x256b901c 0x01 0x00 0x00 0x256ba01c 0x01 0x00 0x00 0x256bb01c 0x01 0x00 0x00 0x256bc01c 0x01 0x00 0x00 0x256bd01c 0x01 0x00 0x00 0x256be01c 0x01 0x00 0x00 0x256bf01c 0x01 0x00 0x00 0x258a4040 0x01 0x00 0x00 0x258a4044 0x01 0x00 0x00 0x258a4048 0x01 0x00 0x00 0x258a404c 0x01 0x00 0x00 0x258a4050 0x01 0x00 0x00 0x258a4054 0x01 0x00 0x00 0x258a4058 0x01 0x00 0x00 0x258a405c 0x01 0x00 0x00 0x258a4060 0x01 0x00 0x00 0x258a4064 0x01 0x00 0x00 0x258a4068 0x01 0x00 0x00 0x258a406c 0x01 0x00 0x00 0x258a4070 0x01 0x00 0x00 0x258a4074 0x01 0x00 0x00 0x258a4078 0x01 0x00 0x00 0x258a407c 0x01 0x00 0x00 0x258a4080 0x01 0x00 0x00 0x258a4084 0x01 0x00 0x00 0x258a4088 0x01 0x00 0x00 0x258a408c 0x01 0x00 0x00 0x258a4090 0x01 0x00 0x00 0x258a4094 0x01 0x00 0x00 0x258a4098 0x01 0x00 0x00 0x258a409c 0x01 0x00 0x00 0x258a40a0 0x01 0x00 0x00 0x258a40a4 0x01 0x00 0x00 0x258a40a8 0x01 0x00 0x00 0x258a40ac 0x01 0x00 0x00 0x258a40b0 0x01 0x00 0x00 0x258a40b4 0x01 0x00 0x00 0x258a40b8 0x01 0x00 0x00 0x258a40bc 0x01 0x00 0x00 0x258a40c0 0x01 0x00 0x00 0x258a40c4 0x01 0x00 0x00 0x258a40c8 0x01 0x00 0x00 0x258a40cc 0x01 0x00 0x00 0x258a40d0 0x01 0x00 0x00 0x258a40d4 0x01 0x00 0x00 0x258a40d8 0x01 0x00 0x00 0x258a40dc 0x01 0x00 0x00 0x258a40e0 0x01 0x00 0x00 0x258a40e4 0x01 0x00 0x00 0x258a40e8 0x01 0x00 0x00 0x258a40ec 0x01 0x00 0x00 0x258a40f0 0x01 0x00 0x00 0x258a40f4 0x01 0x00 0x00 0x258a40f8 0x01 0x00 0x00 0x258a40fc 0x01 0x00 0x00 0x258b0000 0x01 0x00 0x00 0x258b1000 0x01 0x00 0x00 0x258b2000 0x01 0x00 0x00 0x258b3000 0x01 0x00 0x00 0x258b4000 0x01 0x00 0x00 0x258b5000 0x01 0x00 0x00 0x258b6000 0x01 0x00 0x00 0x258b7000 0x01 0x00 0x00 0x258b8000 0x01 0x00 0x00 0x258b9000 0x01 0x00 0x00 0x258ba000 0x01 0x00 0x00 0x258bb000 0x01 0x00 0x00 0x258bc000 0x01 0x00 0x00 0x258bd000 0x01 0x00 0x00 0x258be000 0x01 0x00 0x00 0x258bf000 0x01 0x00 0x00 0x258b005c 0x01 0x00 0x00 0x258b105c 0x01 0x00 0x00 0x258b205c 0x01 0x00 0x00 0x258b305c 0x01 0x00 0x00 0x258b405c 0x01 0x00 0x00 0x258b505c 0x01 0x00 0x00 0x258b605c 0x01 0x00 0x00 0x258b705c 0x01 0x00 0x00 0x258b805c 0x01 0x00 0x00 0x258b905c 0x01 0x00 0x00 0x258ba05c 0x01 0x00 0x00 0x258bb05c 0x01 0x00 0x00 0x258bc05c 0x01 0x00 0x00 0x258bd05c 0x01 0x00 0x00 0x258be05c 0x01 0x00 0x00 0x258bf05c 0x01 0x00 0x00 0x24405688 0x02 0x00 0x00 0x24605688 0x02 0x00 0x00 0x24485688 0x02 0x00 0x00 0x24685688 0x02 0x00 0x00 0x24407010 0x03 0x00 0x00 0x24607010 0x03 0x00 0x00 0x24487010 0x03 0x00 0x00 0x24687010 0x03 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x02 0x00 0x00 0x323c0404 0x02 0x00 0x00 0x1d00408 0x01 0x00 0x00 0x1d08088 0x01 0x00 0x00 0x1d0b088 0x01 0x00 0x00 0x1d04000 0x03 0x00 0x00 0x1d04080 0x03 0x00 0x00 0x1d04100 0x03 0x00 0x00 0x1d04180 0x03 0x00 0x00 0x1d04200 0x03 0x00 0x00 0x1d04280 0x03 0x00 0x00 0x1d04300 0x03 0x00 0x00 0x1d04380 0x03 0x00 0x00 0x1d04014 0x01 0x00 0x00 0x1d04094 0x01 0x00 0x00 0x1d04114 0x01 0x00 0x00 0x1d04194 0x01 0x00 0x00 0x1d04214 0x01 0x00 0x00 0x1d04294 0x01 0x00 0x00 0x1d04314 0x01 0x00 0x00 0x1d04394 0x01 0x00 0x00 0x1d04038 0x01 0x00 0x00 0x1d040b8 0x01 0x00 0x00 0x1d04138 0x01 0x00 0x00 0x1d041b8 0x01 0x00 0x00 0x1d04238 0x01 0x00 0x00 0x1d042b8 0x01 0x00 0x00 0x1d04338 0x01 0x00 0x00 0x1d043b8 0x01 0x00 0x00 0x1d04920 0x02 0x00 0x00 0x1d05004 0x01 0x00 0x00 0x1d05204 0x01 0x00 0x00 0x1d0500c 0x01 0x00 0x00 0x1d0520c 0x01 0x00 0x00 0x1d0540c 0x01 0x00 0x00 0x1d051a0 0x01 0x00 0x00 0x1d053a0 0x01 0x00 0x00 0x1d055a0 0x01 0x00>;
|
|
};
|
|
|
|
dcc_curr_link@4 {
|
|
qcom,curr-link-list = <0x04>;
|
|
qcom,data-sink = "sram";
|
|
qcom,ap-qad-override;
|
|
qcom,link-list = <0x00 0x240e0010 0x01 0x00 0x00 0x240e0020 0x08 0x00 0x00 0x240e0248 0x01 0x00 0x00 0x245f0010 0x01 0x00 0x00 0x245f0020 0x08 0x00 0x00 0x245f0248 0x01 0x00 0x00 0x247f0010 0x01 0x00 0x00 0x247f0020 0x08 0x00 0x00 0x247f0248 0x01 0x00 0x00 0x24330010 0x01 0x00 0x00 0x24330020 0x08 0x00 0x00 0x24330248 0x01 0x00 0x00 0x240e1018 0x01 0x00 0x00 0x240e1008 0x01 0x00 0x02 0x09 0x00 0x00 0x00 0x240e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x245f2018 0x01 0x00 0x00 0x245f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x245f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x247f2018 0x01 0x00 0x00 0x247f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x247f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x24331018 0x01 0x00 0x00 0x24331008 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x24331010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x6802028 0x01 0x00 0x00 0x7200408 0x01 0x00 0x00 0x7200404 0x01 0x00 0x00 0x6800000 0x01 0x00 0x00 0x68c0404 0x01 0x00 0x00 0x68c0408 0x01 0x00 0x00 0x6e26000 0x01 0x00 0x00 0x6e26024 0x01 0x00 0x00 0x6e2608c 0x01 0x00 0x00 0x6e260ac 0x01 0x00 0x00 0x6e260b0 0x01 0x00 0x00 0x6e260b4 0x01 0x00 0x00 0x6e260b8 0x01 0x00 0x00 0x6e260bc 0x01 0x00 0x00 0x6e260c0 0x01 0x00 0x00 0x6e26100 0x01 0x00 0x00 0x6e26104 0x01 0x00 0x00 0x6e26108 0x01 0x00 0x00 0x6e2610c 0x01 0x00 0x00 0x6e26110 0x01 0x00 0x00 0x6e26120 0x01 0x00 0x00 0x6e26124 0x01 0x00 0x00 0x6e26128 0x01 0x00 0x00 0x6e2612c 0x01 0x00 0x00 0x6e261ac 0x01 0x00 0x00 0x6e26504 0x01 0x00 0x00 0x1780010 0x01 0x00 0x00 0x1780020 0x08 0x00 0x00 0x1780248 0x01 0x00 0x00 0x1782018 0x01 0x00 0x00 0x1782008 0x01 0x00 0x02 0x0c 0x00 0x00 0x00 0x1782010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1783018 0x01 0x00 0x00 0x1783008 0x01 0x00 0x02 0x11 0x00 0x00 0x00 0x1783010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e0248 0x01 0x00 0x00 0x16e1018 0x01 0x00 0x00 0x16e1008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1098 0x01 0x00 0x00 0x16e1088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x16e1090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e1118 0x01 0x00 0x00 0x16e1108 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x16e1110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1700248 0x01 0x00 0x00 0x1701018 0x01 0x00 0x00 0x1701008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1701010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1701098 0x01 0x00 0x00 0x1701088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1701090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1701118 0x01 0x00 0x00 0x1701108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1701110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1600010 0x01 0x00 0x00 0x1600020 0x08 0x00 0x00 0x1600248 0x02 0x00 0x00 0x1600258 0x01 0x00 0x00 0x1602018 0x01 0x00 0x00 0x1602008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1602010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602098 0x01 0x00 0x00 0x1602088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602118 0x01 0x00 0x00 0x1602108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1602110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602198 0x01 0x00 0x00 0x1602188 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1602190 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602218 0x01 0x00 0x00 0x1602208 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602210 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1602298 0x01 0x00 0x00 0x1602288 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1602290 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1502018 0x01 0x00 0x00 0x1502008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1502010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1502098 0x01 0x00 0x00 0x1502088 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1502090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17610010 0x01 0x00 0x00 0x17610020 0x08 0x00 0x00 0x17610248 0x01 0x00 0x00 0x17612018 0x01 0x00 0x00 0x17612008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x17612010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0x178a0250 0x01 0x00 0x00 0x178a0254 0x01 0x00 0x00 0x178a025c 0x01 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0xb200000 0x01 0x00 0x00 0xb210000 0x01 0x00 0x00 0xb220000 0x01 0x00 0x00 0xb230000 0x01 0x00 0x00 0xc400204 0x01 0x00 0x00 0xc400304 0x01 0x00 0x00 0xc400288 0x01 0x00 0x00 0xc40028c 0x01 0x00 0x00 0xc400290 0x01 0x00 0x00 0xc400294 0x01 0x00 0x00 0xc42c02c 0x01 0x00 0x00 0xc42f000 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0x17a10d3c 0x01 0x00 0x00 0x17a10d54 0x01 0x00 0x00 0x17a10d6c 0x01 0x00 0x00 0x17a10d84 0x01 0x00 0x00 0x17a10d9c 0x01 0x00 0x00 0x17a10db4 0x01 0x00 0x00 0x17a10dcc 0x01 0x00 0x00 0x17a10de4 0x01 0x00 0x00 0x17a10dfc 0x01 0x00 0x00 0x17a10e14 0x01 0x00 0x00 0x17a10e2c 0x01 0x00 0x00 0x17a10e44 0x01 0x00 0x00 0x17a10e5c 0x01 0x00 0x00 0x17a10e74 0x01 0x00 0x00 0x17a10e8c 0x01 0x00 0x00 0x17a10ea4 0x01 0x00 0x00 0x17a10fdc 0x01 0x00 0x00 0x17a10ff4 0x01 0x00 0x00 0x17a1100c 0x01 0x00 0x00 0x17a11024 0x01 0x00 0x00 0x17a1103c 0x01 0x00 0x00 0x17a11054 0x01 0x00 0x00 0x17a1106c 0x01 0x00 0x00 0x17a11084 0x01 0x00 0x00 0x17a1109c 0x01 0x00 0x00 0x17a110b4 0x01 0x00 0x00 0x17a110cc 0x01 0x00 0x00 0x17a110e4 0x01 0x00 0x00 0x17a110fc 0x01 0x00 0x00 0x17a11114 0x01 0x00 0x00 0x17a1112c 0x01 0x00 0x00 0x17a11144 0x01 0x00 0x00 0x17a1127c 0x01 0x00 0x00 0x17a11294 0x01 0x00 0x00 0x17a112ac 0x01 0x00 0x00 0x17a112c4 0x01 0x00 0x00 0x17a112dc 0x01 0x00 0x00 0x17a112f4 0x01 0x00 0x00 0x17a1130c 0x01 0x00 0x00 0x17a11324 0x01 0x00 0x00 0x17a1133c 0x01 0x00 0x00 0x17a11354 0x01 0x00 0x00 0x17a1136c 0x01 0x00 0x00 0x17a11384 0x01 0x00 0x00 0x17a1139c 0x01 0x00 0x00 0x17a113b4 0x01 0x00 0x00 0x17a113cc 0x01 0x00 0x00 0x17a113e4 0x01 0x00 0x00 0x17a1151c 0x01 0x00 0x00 0x17a11534 0x01 0x00 0x00 0x17a1154c 0x01 0x00 0x00 0x17a11564 0x01 0x00 0x00 0x17a1157c 0x01 0x00 0x00 0x17a11594 0x01 0x00 0x00 0x17a115ac 0x01 0x00 0x00 0x17a115c4 0x01 0x00 0x00 0x17a115dc 0x01 0x00 0x00 0x17a115f4 0x01 0x00 0x00 0x17a1160c 0x01 0x00 0x00 0x17a11624 0x01 0x00 0x00 0x17a1163c 0x01 0x00 0x00 0x17a11654 0x01 0x00 0x00 0x17a1166c 0x01 0x00 0x00 0x17a11684 0x01 0x00 0x00 0xc234004 0x05 0x00 0x02 0x05 0x00 0x00 0x00 0x17410000 0x06 0x00 0x00 0x17411000 0x06 0x00 0x02 0x01 0x00 0x00 0x00 0x17d10200 0x140 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x110004 0x01 0x00 0x00 0x110008 0x01 0x00 0x00 0x11003c 0x01 0x00 0x00 0x110040 0x01 0x00 0x00 0x110044 0x01 0x00 0x00 0x17603c 0x01 0x00 0x00 0x17890000 0x01 0x00 0x00 0x17890008 0x01 0x00 0x00 0x1789000c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890014 0x01 0x00 0x00 0x17890018 0x01 0x00 0x00 0x1789001c 0x01 0x00 0x00 0x17890020 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890028 0x01 0x00 0x00 0x1789002c 0x01 0x00 0x00 0x17890030 0x01 0x00 0x00 0x17890034 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x17890068 0x01 0x00 0x00 0x1789006c 0x01 0x00 0x00 0x178900f0 0x01 0x00 0x00 0x178900f4 0x01 0x00 0x00 0x178900f8 0x01 0x00 0x00 0x178900fc 0x01 0x00 0x00 0x17890100 0x01 0x00 0x00 0x17890104 0x01 0x00 0x00 0x17891000 0x01 0x00 0x00 0x17892000 0x01 0x00 0x00 0x17893000 0x01 0x00 0x00 0x17893004 0x01 0x00 0x00 0x17898000 0x01 0x00 0x00 0x17898004 0x01 0x00 0x00 0x17898008 0x01 0x00 0x00 0x1789800c 0x01 0x00 0x00 0x17898010 0x01 0x00 0x00 0x17898014 0x01 0x00 0x01 0x17891000 0x00 0x00 0x01 0x17892000 0x00 0x00 0x01 0x17893000 0x00 0x00 0x01 0x17893004 0x00 0x00 0x00 0x17891000 0x01 0x00 0x00 0x17892000 0x01 0x00 0x00 0x17893000 0x01 0x00 0x00 0x17893004 0x01 0x00 0x00 0x17980000 0x100 0x00 0x00 0x17980800 0x100 0x00 0x00 0x17981000 0x10 0x00 0x00 0x17981060 0x08 0x00 0x00 0x179810a0 0x01 0x00 0x00 0x179810a4 0x01 0x00 0x00 0x179810b0 0x01 0x00 0x00 0x179810c0 0x01 0x00 0x00 0x179810c4 0x01 0x00 0x00 0x179810c8 0x01 0x00 0x00 0x179810cc 0x01 0x00 0x00 0x17981100 0x01 0x00 0x00 0x17981104 0x01 0x00 0x00 0x17981108 0x01 0x00 0x00 0x1798110c 0x01 0x00 0x00 0x17981110 0x01 0x00 0x00 0x17981114 0x01 0x00 0x00 0x17981118 0x01 0x00 0x00 0x1798111c 0x01 0x00 0x00 0x17981120 0x01 0x00 0x00 0x17981124 0x01 0x00 0x00 0x17981128 0x01 0x00 0x00 0x1798112c 0x01 0x00 0x00 0x17981130 0x01 0x00 0x00 0x17981134 0x01 0x00 0x00 0x17981138 0x01 0x00 0x00 0x1798113c 0x01 0x00 0x00 0x17981140 0x01 0x00 0x00 0x17981144 0x01 0x00 0x00 0x17981148 0x01 0x00 0x00 0x1798114c 0x01 0x00 0x00 0x17981150 0x01 0x00 0x00 0x17981154 0x01 0x00 0x00 0x17981158 0x01 0x00 0x00 0x1798115c 0x01 0x00 0x00 0x17981160 0x01 0x00 0x00 0x17981164 0x01 0x00 0x00 0x17981168 0x01 0x00 0x00 0x1798116c 0x01 0x00 0x00 0x17981170 0x01 0x00 0x00 0x17981174 0x01 0x00 0x00 0x17981178 0x01 0x00 0x00 0x1798117c 0x01 0x00 0x00 0x17981180 0x01 0x00 0x00 0x17981184 0x01 0x00 0x00 0x17981188 0x01 0x00 0x00 0x1798118c 0x01 0x00 0x00 0x17981190 0x01 0x00 0x00 0x17981194 0x01 0x00 0x00 0x17981198 0x01 0x00 0x00 0x1798119c 0x01 0x00 0x00 0x179811a0 0x01 0x00 0x00 0x179811a4 0x01 0x00 0x00 0x179811a8 0x01 0x00 0x00 0x179811ac 0x01 0x00 0x00 0x179811b0 0x01 0x00 0x00 0x179811b4 0x01 0x00 0x00 0x179811b8 0x01 0x00 0x00 0x179811bc 0x01 0x00 0x00 0x179811c0 0x01 0x00 0x00 0x179811c4 0x01 0x00 0x00 0x179811c8 0x01 0x00 0x00 0x179811cc 0x01 0x00 0x00 0x179811d0 0x01 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x00 0x17981ffc 0x01 0x00 0x01 0x179811d4 0x00 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x01 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x02 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x03 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x04 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x05 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x06 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x07 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x08 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x09 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0a 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0b 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0c 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0d 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0e 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x0f 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x10 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x11 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x12 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x01 0x179811d4 0x13 0x00 0x00 0x179811d4 0x01 0x00 0x00 0x179811d8 0x01 0x00 0x00 0x179a8058 0x01 0x00 0x00 0x179a9058 0x01 0x00 0x00 0x179aa058 0x01 0x00 0x00 0x179ab058 0x01 0x00 0x00 0x179a8060 0x01 0x00 0x00 0x179a9060 0x01 0x00 0x00 0x179aa060 0x01 0x00 0x00 0x179ab060 0x01 0x00 0x00 0x179a8064 0x01 0x00 0x00 0x179a9064 0x01 0x00 0x00 0x179aa064 0x01 0x00 0x00 0x179ab064 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17600240 0x01 0x00 0x00 0x17600244 0x01 0x00 0x00 0x17600248 0x01 0x00 0x00 0x1760024c 0x01 0x00 0x00 0x17600250 0x01 0x00 0x00 0x17600254 0x01 0x00 0x00 0x17600258 0x01 0x00 0x00 0x1760025c 0x01 0x00 0x00 0x17600260 0x01 0x00 0x00 0x17600264 0x01 0x00 0x00 0x17600268 0x01 0x00 0x00 0x17600270 0x01 0x00 0x00 0x17600274 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600530 0x01 0x00 0x00 0x17600534 0x01 0x00 0x00 0x17600538 0x01 0x00 0x00 0x1760053c 0x01 0x00 0x00 0x10c0000 0x04 0x00 0x00 0x10c1000 0x02 0x00 0x00 0x10c1010 0x07 0x00 0x00 0x10c1100 0x03 0x00 0x00 0x10c1110 0x05 0x00 0x00 0x10c1130 0x02 0x00 0x00 0x10c113c 0x02 0x00 0x00 0x10c1148 0x03 0x00 0x00 0x10c1800 0x0b 0x00 0x00 0x10c2000 0x01 0x00 0x00 0x10cf004 0x01 0x00 0x00 0xadf0004 0x01 0x00 0x00 0xadf1004 0x01 0x00 0x00 0xadf2004 0x01 0x00 0x00 0xadf2054 0x01 0x00 0x00 0xadf0080 0x01 0x00 0x00 0xadf00e4 0x01 0x00 0x00 0xadf3058 0x01 0x00 0x00 0xadf30a8 0x01 0x00 0x00 0xadf30f8 0x01 0x00 0x00 0xadf32bc 0x01 0x00 0x00 0xaf09000 0x01 0x00 0x00 0xaf0b000 0x01 0x00 0x00 0x15214c 0x01 0x00 0x00 0x178910 0x01 0x00 0x00 0x16b004 0x01 0x00 0x00 0x16c000 0x01 0x00 0x00 0x18d004 0x01 0x00 0x00 0x18e000 0x01 0x00 0x00 0x177004 0x01 0x00 0x00 0x139004 0x01 0x00 0x00 0x150018 0x01 0x00 0x00 0x3d99168 0x01 0x00 0x00 0x3d99108 0x01 0x00 0x00 0x3d99504 0x01 0x00 0x00 0x3d99058 0x01 0x00 0x00 0x3d99358 0x01 0x00 0x00 0x3d9958c 0x01 0x00 0x00 0x3d9905c 0x01 0x00 0x00 0xaaf804c 0x01 0x00 0x00 0xaaf8078 0x01 0x00 0x00 0xaaf80a4 0x01 0x00 0x00 0xaaf80cc 0x01 0x00 0x00 0x126004 0x01 0x00 0x00 0x126028 0x01 0x00 0x00 0x163020 0x01 0x00 0x00 0x127004 0x01 0x00 0x00 0x127018 0x01 0x00 0x00 0x171004 0x01 0x00 0x00 0x132004 0x01 0x00 0x00 0x132030 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0xaf0e054 0x01 0x00 0x00 0xadf32ec 0x01 0x00 0x00 0xaaf80f4 0x01 0x00 0x00 0xaaf8150 0x01 0x00 0x00 0xaaf8124 0x01 0x00 0x00 0x221c0148 0x01 0x00 0x00 0x221c8118 0x01 0x00 0x00 0x221c8a18 0x01 0x00 0x00 0x221c2148 0x01 0x00 0x00 0x3d02000 0x01 0x00 0x00 0x3d02004 0x01 0x00 0x00 0x3d02008 0x01 0x00 0x00 0x3d0200c 0x01 0x00 0x00 0x3d02010 0x01 0x00 0x00 0x3d02014 0x01 0x00 0x00 0x3d02018 0x01 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d02020 0x01 0x00 0x00 0x3d02040 0x01 0x00 0x00 0x3d02044 0x01 0x00 0x00 0x3d02048 0x01 0x00 0x00 0x3d0204c 0x01 0x00 0x00 0x3d02080 0x01 0x00 0x00 0x3d02084 0x01 0x00 0x00 0x3d0208c 0x01 0x00 0x00 0x3d02090 0x01 0x00 0x00 0x3d02094 0x01 0x00 0x00 0x3d02098 0x01 0x00 0x00 0x3d0209c 0x01 0x00 0x00 0x3d020c0 0x01 0x00 0x00 0x3d020c4 0x01 0x00 0x00 0x3d020c8 0x01 0x00 0x00 0x3d020cc 0x01 0x00 0x00 0x3d020d0 0x01 0x00 0x00 0x3d020fc 0x01 0x00 0x00 0x3d02100 0x01 0x00 0x00 0x3d02104 0x01 0x00 0x00 0x3d0210c 0x01 0x00 0x00 0x3d02110 0x01 0x00 0x00 0x3d02114 0x01 0x00 0x00 0x3d02118 0x01 0x00 0x00 0x3d0211c 0x01 0x00 0x00 0x3d0213c 0x01 0x00 0x00 0x3d02200 0x01 0x00 0x00 0x3d02204 0x01 0x00 0x00 0x3d02208 0x01 0x00 0x00 0x3d0220c 0x01 0x00 0x00 0x3d02210 0x01 0x00 0x00 0x3d02214 0x01 0x00 0x00 0x3d02218 0x01 0x00 0x00 0x3d0221c 0x01 0x00 0x00 0x3d02220 0x01 0x00 0x00 0x3d02224 0x01 0x00 0x00 0x3d02228 0x01 0x00 0x00 0x3d0222c 0x01 0x00 0x00 0x3d02230 0x01 0x00 0x00 0x3d02280 0x01 0x00 0x00 0x3d02284 0x01 0x00 0x00 0x3d02288 0x01 0x00 0x00 0x3d0228c 0x01 0x00 0x00 0x3d02290 0x01 0x00 0x00 0x3d02294 0x01 0x00 0x00 0x3d02298 0x01 0x00 0x00 0x3d0229c 0x01 0x00 0x00 0x3d022a0 0x01 0x00 0x00 0x3d022a4 0x01 0x00 0x00 0x3d022a8 0x01 0x00 0x00 0x3d022ac 0x01 0x00 0x00 0x3d02300 0x01 0x00 0x00 0x3d023c0 0x01 0x00 0x00 0x3d023c4 0x01 0x00 0x00 0x3d023c8 0x01 0x00 0x00 0x3d023cc 0x01 0x00 0x00 0x3d02400 0x01 0x00 0x00 0x3d02404 0x01 0x00 0x00 0x3d02408 0x01 0x00 0x00 0x3d0240c 0x01 0x00 0x00 0x3d02420 0x01 0x00 0x00 0x3d02424 0x01 0x00 0x00 0x3d02428 0x01 0x00 0x00 0x3d0242c 0x01 0x00 0x00 0x3d02430 0x01 0x00 0x00 0x3d02434 0x01 0x00 0x00 0x3d02438 0x01 0x00 0x00 0x3d0243c 0x01 0x00 0x00 0x3d02440 0x01 0x00 0x00 0x3d02444 0x01 0x00 0x00 0x3d024a0 0x01 0x00 0x00 0x3d024a4 0x01 0x00 0x00 0x3d024a8 0x01 0x00 0x00 0x3d024ac 0x01 0x00 0x00 0x3d024b0 0x01 0x00 0x00 0x3d024b4 0x01 0x00 0x00 0x3d024b8 0x01 0x00 0x00 0x3d024bc 0x01 0x00 0x00 0x3d024c0 0x01 0x00 0x00 0x3d024c4 0x01 0x00 0x00 0x3d024c8 0x01 0x00 0x00 0x3d024cc 0x01 0x00 0x00 0x3d024d0 0x01 0x00 0x00 0x3d024d4 0x01 0x00 0x00 0x3d024d8 0x01 0x00 0x00 0x3d024dc 0x01 0x00 0x00 0x3d024e0 0x01 0x00 0x00 0x3d024e4 0x01 0x00 0x00 0x3d024e8 0x01 0x00 0x00 0x3d024ec 0x01 0x00 0x00 0x3d024f0 0x01 0x00 0x00 0x3d024f4 0x01 0x00 0x00 0x3d024f8 0x01 0x00 0x00 0x3d02508 0x01 0x00 0x00 0x3d0250c 0x01 0x00 0x00 0x3d02510 0x01 0x00 0x00 0x3d02514 0x01 0x00 0x00 0x3d02518 0x01 0x00 0x00 0x3d0251c 0x01 0x00 0x00 0x3d02520 0x01 0x00 0x00 0x3d02524 0x01 0x00 0x00 0x3d02528 0x01 0x00 0x00 0x3d0252c 0x01 0x00 0x00 0x3d02530 0x01 0x00 0x00 0x3d02534 0x01 0x00 0x00 0x3d02600 0x01 0x00 0x00 0x3d02604 0x01 0x00 0x00 0x3d02608 0x01 0x00 0x00 0x3d0260c 0x01 0x00 0x00 0x3d02610 0x01 0x00 0x00 0x3d02634 0x01 0x00 0x00 0x3d02638 0x01 0x00 0x00 0x3d0263c 0x01 0x00 0x00 0x3d026c0 0x01 0x00 0x00 0x3d026c4 0x01 0x00 0x00 0x3d026c8 0x01 0x00 0x00 0x3d026cc 0x01 0x00 0x00 0x3d026d0 0x01 0x00 0x00 0x3d02708 0x01 0x00 0x00 0x3d0270c 0x01 0x00 0x00 0x3d02710 0x01 0x00 0x00 0x3d02714 0x01 0x00 0x00 0x3d02718 0x01 0x00 0x00 0x3d0271c 0x01 0x00 0x00 0x3d02720 0x01 0x00 0x00 0x3d02724 0x01 0x00 0x00 0x3d02738 0x01 0x00 0x00 0x3d0273c 0x01 0x00 0x00 0x3d02800 0x01 0x00 0x00 0x3d02808 0x01 0x00 0x00 0x3d0280c 0x01 0x00 0x00 0x3d02984 0x01 0x00 0x00 0x3d02988 0x01 0x00 0x00 0x3d0298c 0x01 0x00 0x00 0x3d02990 0x01 0x00 0x00 0x3d02994 0x01 0x00 0x00 0x3d02998 0x01 0x00 0x00 0x3d0299c 0x01 0x00 0x00 0x3d029a0 0x01 0x00 0x00 0x3d029a4 0x01 0x00 0x00 0x3d029a8 0x01 0x00 0x00 0x3d029ac 0x01 0x00 0x00 0x3d029b0 0x01 0x00 0x00 0x3d029b4 0x01 0x00 0x00 0x3d029b8 0x01 0x00 0x00 0x3d029bc 0x01 0x00 0x00 0x3d029c0 0x01 0x00 0x00 0x3d029c4 0x01 0x00 0x00 0x3d029c8 0x01 0x00 0x00 0x3d029cc 0x01 0x00 0x00 0x3d029d0 0x01 0x00 0x00 0x3d029d4 0x01 0x00 0x00 0x3d029d8 0x01 0x00 0x00 0x3d029dc 0x01 0x00 0x00 0x3d029e0 0x01 0x00 0x00 0x3d029e4 0x01 0x00 0x00 0x3d029e8 0x01 0x00 0x00 0x3d029ec 0x01 0x00 0x00 0x3d029f0 0x01 0x00 0x00 0x3d029f4 0x01 0x00 0x00 0x3d029f8 0x01 0x00 0x00 0x3d029fc 0x01 0x00 0x00 0x3d02a00 0x01 0x00 0x00 0x3d02a04 0x01 0x00 0x00 0x3d02a08 0x01 0x00 0x00 0x3d02a0c 0x01 0x00 0x00 0x3d02a10 0x01 0x00 0x00 0x3d02a14 0x01 0x00 0x00 0x3d02a18 0x01 0x00 0x00 0x3d02a1c 0x01 0x00 0x00 0x3d02a20 0x01 0x00 0x00 0x3d02a24 0x01 0x00 0x00 0x3d02a28 0x01 0x00 0x00 0x3d02a2c 0x01 0x00 0x00 0x3d02a30 0x01 0x00 0x00 0x3d02a34 0x01 0x00 0x00 0x3d02a38 0x01 0x00 0x00 0x3d02a3c 0x01 0x00 0x00 0x3d02a40 0x01 0x00 0x00 0x3d02a44 0x01 0x00 0x00 0x3d02a48 0x01 0x00 0x00 0x3d02a4c 0x01 0x00 0x00 0x3d02a50 0x01 0x00 0x00 0x3d02a54 0x01 0x00 0x00 0x3d02a58 0x01 0x00 0x00 0x3d02a5c 0x01 0x00 0x00 0x3d02a60 0x01 0x00 0x00 0x3d02a64 0x01 0x00 0x00 0x3d02a68 0x01 0x00 0x00 0x3d02a6c 0x01 0x00 0x00 0x3d02a70 0x01 0x00 0x00 0x3d02a74 0x01 0x00 0x00 0x3d02a78 0x01 0x00 0x00 0x3d02a7c 0x01 0x00 0x00 0x3d02b40 0x01 0x00 0x00 0x3d02b44 0x01 0x00 0x00 0x3d02b48 0x01 0x00 0x00 0x3d02b4c 0x01 0x00 0x00 0x3d02b50 0x01 0x00 0x00 0x3d02b54 0x01 0x00 0x00 0x3d02b58 0x01 0x00 0x00 0x3d02b5c 0x01 0x00 0x00 0x3d02b60 0x01 0x00 0x00 0x3d02b64 0x01 0x00 0x00 0x3d02b68 0x01 0x00 0x00 0x3d02b6c 0x01 0x00 0x00 0x3d02c00 0x01 0x00 0x00 0x3d02c04 0x01 0x00 0x00 0x3d02c08 0x01 0x00 0x00 0x3d02c0c 0x01 0x00 0x00 0x3d02c10 0x01 0x00 0x00 0x3d02c14 0x01 0x00 0x00 0x3d02c18 0x01 0x00 0x00 0x3d02c1c 0x01 0x00 0x00 0x3d02c20 0x01 0x00 0x00 0x3d02c24 0x01 0x00 0x00 0x3d02c28 0x01 0x00 0x00 0x3d02c2c 0x01 0x00 0x00 0x3d02c30 0x01 0x00 0x00 0x3d02c34 0x01 0x00 0x00 0x3d02c38 0x01 0x00 0x00 0x3d02c3c 0x01 0x00 0x00 0x3d02c40 0x01 0x00 0x00 0x3d02c44 0x01 0x00 0x00 0x3d02c48 0x01 0x00 0x00 0x3d02c4c 0x01 0x00 0x00 0x3d02c50 0x01 0x00 0x00 0x3d02c54 0x01 0x00 0x00 0x3d02c58 0x01 0x00 0x00 0x3d02c5c 0x01 0x00 0x00 0x3d02c60 0x01 0x00 0x00 0x3d02c64 0x01 0x00 0x00 0x3d02c68 0x01 0x00 0x00 0x3d02c6c 0x01 0x00 0x00 0x3d02c70 0x01 0x00 0x00 0x3d02c74 0x01 0x00 0x00 0x3d02c78 0x01 0x00 0x00 0x3d02c7c 0x01 0x00 0x00 0x3d02c80 0x01 0x00 0x00 0x3d02c84 0x01 0x00 0x00 0x3d02c88 0x01 0x00 0x00 0x3d02c8c 0x01 0x00 0x00 0x3d02c90 0x01 0x00 0x00 0x3d02c94 0x01 0x00 0x00 0x3d02c98 0x01 0x00 0x00 0x3d02c9c 0x01 0x00 0x00 0x3d02ca0 0x01 0x00 0x00 0x3d02ca4 0x01 0x00 0x00 0x3d02ca8 0x01 0x00 0x00 0x3d02cac 0x01 0x00 0x00 0x3d02cb0 0x01 0x00 0x00 0x3d02cb4 0x01 0x00 0x00 0x3d02cb8 0x01 0x00 0x00 0x3d02cbc 0x01 0x00 0x00 0x3d02cc0 0x01 0x00 0x00 0x3d02cc4 0x01 0x00 0x00 0x3d02cd4 0x01 0x00 0x00 0x3d02cd8 0x01 0x00 0x00 0x3d02cdc 0x01 0x00 0x00 0x3d02ce0 0x01 0x00 0x00 0x3d02ce4 0x01 0x00 0x00 0x3d02ce8 0x01 0x00 0x00 0x3d02cec 0x01 0x00 0x00 0x3d02cf0 0x01 0x00 0x00 0x3d02d00 0x01 0x00 0x00 0x3d02dc0 0x01 0x00 0x00 0x3d02dc4 0x01 0x00 0x00 0x3d02dc8 0x01 0x00 0x00 0x3d02dcc 0x01 0x00 0x00 0x3d02de0 0x01 0x00 0x00 0x3d02de4 0x01 0x00 0x00 0x3d02df0 0x01 0x00 0x00 0x3d02df4 0x01 0x00 0x00 0x3d02e00 0x01 0x00 0x00 0x3d02e04 0x01 0x00 0x00 0x3d02e10 0x01 0x00 0x00 0x3d02e14 0x01 0x00 0x00 0x3d02e20 0x01 0x00 0x00 0x3d02e24 0x01 0x00 0x00 0x3d02e30 0x01 0x00 0x00 0x3d02e34 0x01 0x00 0x00 0x3d02e40 0x01 0x00 0x00 0x3d02e44 0x01 0x00 0x00 0x3d02e48 0x01 0x00 0x00 0x3d02e4c 0x01 0x00 0x00 0x3d02e60 0x01 0x00 0x00 0x3d02e64 0x01 0x00 0x00 0x3d02e70 0x01 0x00 0x00 0x3d02e74 0x01 0x00 0x00 0x3d02e80 0x01 0x00 0x00 0x3d02e84 0x01 0x00 0x00 0x3d02e90 0x01 0x00 0x00 0x3d02e94 0x01 0x00 0x00 0x3d02ea0 0x01 0x00 0x00 0x3d02ea4 0x01 0x00 0x00 0x3d02eb0 0x01 0x00 0x00 0x3d02eb4 0x01 0x00 0x00 0x3d02ec0 0x01 0x00 0x00 0x3d02ec4 0x01 0x00 0x00 0x3d02ed0 0x01 0x00 0x00 0x3d02ed4 0x01 0x00 0x00 0x3d02ee0 0x01 0x00 0x00 0x3d02ee4 0x01 0x00 0x00 0x3d02ef0 0x01 0x00 0x00 0x3d02ef4 0x01 0x00 0x00 0x3d02f00 0x01 0x00 0x00 0x3d02f04 0x01 0x00 0x00 0x3d3c000 0x01 0x00 0x00 0x3d3c004 0x01 0x00 0x00 0x3d3c008 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00048 0x01 0x00 0x00 0x3d00058 0x01 0x00 0x00 0x3d0005c 0x01 0x00 0x00 0x3d00060 0x01 0x00 0x00 0x3d00064 0x01 0x00 0x00 0x3d00068 0x01 0x00 0x00 0x3d0006c 0x01 0x00 0x00 0x3d0007c 0x01 0x00 0x00 0x3d00080 0x01 0x00 0x00 0x3d00084 0x01 0x00 0x00 0x3d00088 0x01 0x00 0x00 0x3d0008c 0x01 0x00 0x00 0x3d00090 0x01 0x00 0x00 0x3d00094 0x01 0x00 0x00 0x3d00098 0x01 0x00 0x00 0x3d0009c 0x01 0x00 0x00 0x3d000a0 0x01 0x00 0x00 0x3d000a4 0x01 0x00 0x00 0x3d000a8 0x01 0x00 0x00 0x3d000ac 0x01 0x00 0x00 0x3d000b0 0x01 0x00 0x00 0x3d000b4 0x01 0x00 0x00 0x3d000b8 0x01 0x00 0x00 0x3d000bc 0x01 0x00 0x00 0x3d000c0 0x01 0x00 0x00 0x3d000c4 0x01 0x00 0x00 0x3d000c8 0x01 0x00 0x00 0x3d000d8 0x01 0x00 0x00 0x3d000dc 0x01 0x00 0x00 0x3d000e0 0x01 0x00 0x00 0x3d000e4 0x01 0x00 0x00 0x3d000e8 0x01 0x00 0x00 0x3d000ec 0x01 0x00 0x00 0x3d000f0 0x01 0x00 0x00 0x3d0010c 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00120 0x01 0x00 0x00 0x3d00124 0x01 0x00 0x00 0x3d00128 0x01 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d001cc 0x01 0x00 0x00 0x3d001d0 0x01 0x00 0x00 0x3d001d4 0x01 0x00 0x00 0x3d001d8 0x01 0x00 0x00 0x3d001dc 0x01 0x00 0x00 0x3d001e0 0x01 0x00 0x00 0x3d001e4 0x01 0x00 0x00 0x3d001e8 0x01 0x00 0x00 0x3d001ec 0x01 0x00 0x00 0x3d001f0 0x01 0x00 0x00 0x3d001f4 0x01 0x00 0x00 0x3d00240 0x01 0x00 0x00 0x3d00244 0x01 0x00 0x00 0x3d00248 0x01 0x00 0x00 0x3d0024c 0x01 0x00 0x00 0x3d00250 0x01 0x00 0x00 0x3d00254 0x01 0x00 0x00 0x3d00258 0x01 0x00 0x00 0x3d0025c 0x01 0x00 0x00 0x3d00260 0x01 0x00 0x00 0x3d00264 0x01 0x00 0x00 0x3d00268 0x01 0x00 0x00 0x3d0026c 0x01 0x00 0x00 0x3d00270 0x01 0x00 0x00 0x3d00274 0x01 0x00 0x00 0x3d00278 0x01 0x00 0x00 0x3d0027c 0x01 0x00 0x00 0x3d00280 0x01 0x00 0x00 0x3d00284 0x01 0x00 0x00 0x3d00288 0x01 0x00 0x00 0x3d0028c 0x01 0x00 0x00 0x3d00290 0x01 0x00 0x00 0x3d00294 0x01 0x00 0x00 0x3d00298 0x01 0x00 0x00 0x3d0029c 0x01 0x00 0x00 0x3d002a0 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d0045c 0x01 0x00 0x00 0x3d00478 0x01 0x00 0x00 0x3d0047c 0x01 0x00 0x00 0x3d00480 0x01 0x00 0x00 0x3d00484 0x01 0x00 0x00 0x3d00488 0x01 0x00 0x00 0x3d004c0 0x01 0x00 0x00 0x3d004c4 0x01 0x00 0x00 0x3d004c8 0x01 0x00 0x00 0x3d004cc 0x01 0x00 0x00 0x3d004d0 0x01 0x00 0x00 0x3d004d4 0x01 0x00 0x00 0x3d004d8 0x01 0x00 0x00 0x3d004dc 0x01 0x00 0x00 0x3d004e0 0x01 0x00 0x00 0x3d004e4 0x01 0x00 0x00 0x3d004e8 0x01 0x00 0x00 0x3d004ec 0x01 0x00 0x00 0x3d004f0 0x01 0x00 0x00 0x3d004f4 0x01 0x00 0x00 0x3d004f8 0x01 0x00 0x00 0x3d004fc 0x01 0x00 0x00 0x3d00508 0x01 0x00 0x00 0x3d0050c 0x01 0x00 0x00 0x3d00510 0x01 0x00 0x00 0x3d00514 0x01 0x00 0x00 0x3d00518 0x01 0x00 0x00 0x3d0051c 0x01 0x00 0x00 0x3d00520 0x01 0x00 0x00 0x3d00524 0x01 0x00 0x00 0x3d00528 0x01 0x00 0x00 0x3d0052c 0x01 0x00 0x00 0x3d00530 0x01 0x00 0x00 0x3d00534 0x01 0x00 0x00 0x3d00538 0x01 0x00 0x00 0x3d0053c 0x01 0x00 0x00 0x3d00540 0x01 0x00 0x00 0x3d00544 0x01 0x00 0x00 0x3d00548 0x01 0x00 0x00 0x3d0054c 0x01 0x00 0x00 0x3d00550 0x01 0x00 0x00 0x3d00554 0x01 0x00 0x00 0x3d00558 0x01 0x00 0x00 0x3d0055c 0x01 0x00 0x00 0x3d00560 0x01 0x00 0x00 0x3d00564 0x01 0x00 0x00 0x3d00568 0x01 0x00 0x00 0x3d0056c 0x01 0x00 0x00 0x3d00570 0x01 0x00 0x00 0x3d00574 0x01 0x00 0x00 0x3d00578 0x01 0x00 0x00 0x3d0057c 0x01 0x00 0x00 0x3d00588 0x01 0x00 0x00 0x3d0058c 0x01 0x00 0x00 0x3d00590 0x01 0x00 0x00 0x3d00598 0x01 0x00 0x00 0x3d0059c 0x01 0x00 0x00 0x3d005a0 0x01 0x00 0x00 0x3d005a4 0x01 0x00 0x00 0x3d005a8 0x01 0x00 0x00 0x3d005ac 0x01 0x00 0x00 0x3d005b0 0x01 0x00 0x00 0x3d005b4 0x01 0x00 0x00 0x3d005b8 0x01 0x00 0x00 0x3d005bc 0x01 0x00 0x00 0x3d005c0 0x01 0x00 0x00 0x3d005c4 0x01 0x00 0x00 0x3d005cc 0x01 0x00 0x00 0x3d005d0 0x01 0x00 0x00 0x3d005d8 0x01 0x00 0x00 0x3d005dc 0x01 0x00 0x00 0x3d005e0 0x01 0x00 0x00 0x3d005e4 0x01 0x00 0x00 0x3d005e8 0x01 0x00 0x00 0x3d005ec 0x01 0x00 0x00 0x3d005f8 0x01 0x00 0x00 0x3d005fc 0x01 0x00 0x00 0x3d00600 0x01 0x00 0x00 0x3d0060c 0x01 0x00 0x00 0x3d00610 0x01 0x00 0x00 0x3d00614 0x01 0x00 0x00 0x3d00618 0x01 0x00 0x00 0x3d0061c 0x01 0x00 0x00 0x3d00620 0x01 0x00 0x00 0x3d00624 0x01 0x00 0x00 0x3d00628 0x01 0x00 0x00 0x3d0062c 0x01 0x00 0x00 0x3d00630 0x01 0x00 0x00 0x3d00634 0x01 0x00 0x00 0x3d00638 0x01 0x00 0x00 0x3d0063c 0x01 0x00 0x00 0x3d00640 0x01 0x00 0x00 0x3d00644 0x01 0x00 0x00 0x3d00648 0x01 0x00 0x00 0x3d00654 0x01 0x00 0x00 0x3d00658 0x01 0x00 0x00 0x3d00664 0x01 0x00 0x00 0x3d00668 0x01 0x00 0x00 0x3d00674 0x01 0x00 0x00 0x3d00678 0x01 0x00 0x00 0x3d0067c 0x01 0x00 0x00 0x3d00680 0x01 0x00 0x00 0x3d00684 0x01 0x00 0x00 0x3d00688 0x01 0x00 0x00 0x3d006a8 0x01 0x00 0x00 0x3d006ac 0x01 0x00 0x00 0x3d006b0 0x01 0x00 0x00 0x3d006b4 0x01 0x00 0x00 0x3d006b8 0x01 0x00 0x00 0x3d006e4 0x01 0x00 0x00 0x3d006ec 0x01 0x00 0x00 0x3d006f8 0x01 0x00 0x00 0x3d00704 0x01 0x00 0x00 0x3d00708 0x01 0x00 0x00 0x3d00714 0x01 0x00 0x00 0x3d0071c 0x01 0x00 0x00 0x3d00724 0x01 0x00 0x00 0x3d0072c 0x01 0x00 0x00 0x3d00730 0x01 0x00 0x00 0x3d00734 0x01 0x00 0x00 0x3d00738 0x01 0x00 0x00 0x3d00744 0x01 0x00 0x00 0x3d00748 0x01 0x00 0x00 0x3d0074c 0x01 0x00 0x00 0x3d00750 0x01 0x00 0x00 0x3d00754 0x01 0x00 0x00 0x3d00758 0x01 0x00 0x00 0x3d0075c 0x01 0x00 0x00 0x3d00760 0x01 0x00 0x00 0x3d00764 0x01 0x00 0x00 0x3d00768 0x01 0x00 0x00 0x3d0076c 0x01 0x00 0x00 0x3d00770 0x01 0x00 0x00 0x3d00774 0x01 0x00 0x00 0x3d00778 0x01 0x00 0x00 0x3d0077c 0x01 0x00 0x00 0x3d00784 0x01 0x00 0x00 0x3d00788 0x01 0x00 0x00 0x3d0078c 0x01 0x00 0x00 0x3d00794 0x01 0x00 0x00 0x3d0079c 0x01 0x00 0x00 0x3d007a0 0x01 0x00 0x00 0x3d007a4 0x01 0x00 0x00 0x3d00800 0x01 0x00 0x00 0x3d00804 0x01 0x00 0x00 0x3d00808 0x01 0x00 0x00 0x3d0080c 0x01 0x00 0x00 0x3d00810 0x01 0x00 0x00 0x3d00814 0x01 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d0081c 0x01 0x00 0x00 0x3d00820 0x01 0x00 0x00 0x3d00824 0x01 0x00 0x00 0x3d00828 0x01 0x00 0x00 0x3d0082c 0x01 0x00 0x00 0x3d00830 0x01 0x00 0x00 0x3d00834 0x01 0x00 0x00 0x3d00840 0x01 0x00 0x00 0x3d00844 0x01 0x00 0x00 0x3d00848 0x01 0x00 0x00 0x3d0084c 0x01 0x00 0x00 0x3d00854 0x01 0x00 0x00 0x3d00858 0x01 0x00 0x00 0x3d0085c 0x01 0x00 0x00 0x3d00860 0x01 0x00 0x00 0x3d00864 0x01 0x00 0x00 0x3d00868 0x01 0x00 0x00 0x3d0086c 0x01 0x00 0x00 0x3d00870 0x01 0x00 0x00 0x3d00874 0x01 0x00 0x00 0x3d00878 0x01 0x00 0x00 0x3d0087c 0x01 0x00 0x00 0x3d00880 0x01 0x00 0x00 0x3d00884 0x01 0x00 0x00 0x3d00888 0x01 0x00 0x00 0x3d0088c 0x01 0x00 0x00 0x3d00890 0x01 0x00 0x00 0x3d00894 0x01 0x00 0x00 0x3d00898 0x01 0x00 0x00 0x3d0089c 0x01 0x00 0x00 0x3d008a0 0x01 0x00 0x00 0x3d008a4 0x01 0x00 0x00 0x3d008a8 0x01 0x00 0x00 0x3d008ac 0x01 0x00 0x00 0x3d008b0 0x01 0x00 0x00 0x3d008b4 0x01 0x00 0x00 0x3d008b8 0x01 0x00 0x00 0x3d008bc 0x01 0x00 0x00 0x3d008c0 0x01 0x00 0x00 0x3d008c4 0x01 0x00 0x00 0x3d008c8 0x01 0x00 0x00 0x3d008cc 0x01 0x00 0x00 0x3d008d0 0x01 0x00 0x00 0x3d008d4 0x01 0x00 0x00 0x3d008d8 0x01 0x00 0x00 0x3d008dc 0x01 0x00 0x00 0x3d008e0 0x01 0x00 0x00 0x3d008e4 0x01 0x00 0x00 0x3d008e8 0x01 0x00 0x00 0x3d008ec 0x01 0x00 0x00 0x3d008f0 0x01 0x00 0x00 0x3d008f4 0x01 0x00 0x00 0x3d008f8 0x01 0x00 0x00 0x3d008fc 0x01 0x00 0x00 0x3d00900 0x01 0x00 0x00 0x3d00904 0x01 0x00 0x00 0x3d00908 0x01 0x00 0x00 0x3d0090c 0x01 0x00 0x00 0x3d00910 0x01 0x00 0x00 0x3d00914 0x01 0x00 0x00 0x3d00918 0x01 0x00 0x00 0x3d0091c 0x01 0x00 0x00 0x3d00920 0x01 0x00 0x00 0x3d00924 0x01 0x00 0x00 0x3d00928 0x01 0x00 0x00 0x3d0092c 0x01 0x00 0x00 0x3d00930 0x01 0x00 0x00 0x3d00934 0x01 0x00 0x00 0x3d00938 0x01 0x00 0x00 0x3d0093c 0x01 0x00 0x00 0x3d00940 0x01 0x00 0x00 0x3d00944 0x01 0x00 0x00 0x3d00948 0x01 0x00 0x00 0x3d0094c 0x01 0x00 0x00 0x3d00980 0x01 0x00 0x00 0x3d00990 0x01 0x00 0x00 0x3d00994 0x01 0x00 0x00 0x3d00998 0x01 0x00 0x00 0x3d0099c 0x01 0x00 0x00 0x3d009a0 0x01 0x00 0x00 0x3d009a4 0x01 0x00 0x00 0x3d009a8 0x01 0x00 0x00 0x3d009ac 0x01 0x00 0x00 0x3d009b0 0x01 0x00 0x00 0x3d009b4 0x01 0x00 0x00 0x3d009b8 0x01 0x00 0x00 0x3d009bc 0x01 0x00 0x00 0x3d009c0 0x01 0x00 0x00 0x3d009c8 0x01 0x00 0x00 0x3d009cc 0x01 0x00 0x00 0x3d009d0 0x01 0x00 0x00 0x3d00a04 0x01 0x00 0x00 0x3d00a0c 0x01 0x00 0x00 0x3d00a24 0x01 0x00 0x00 0x3d00a28 0x01 0x00 0x00 0x3d00a2c 0x01 0x00 0x00 0x3d00a30 0x01 0x00 0x00 0x3d00a34 0x01 0x00 0x00 0x3d00a40 0x01 0x00 0x00 0x3d00a44 0x01 0x00 0x00 0x3d00a48 0x01 0x00 0x00 0x3d00a4c 0x01 0x00 0x00 0x3d00a50 0x01 0x00 0x00 0x3d00a54 0x01 0x00 0x00 0x3d00a58 0x01 0x00 0x00 0x3d00a5c 0x01 0x00 0x00 0x3d00a60 0x01 0x00 0x00 0x3d00a64 0x01 0x00 0x00 0x3d00a68 0x01 0x00 0x00 0x3d00a6c 0x01 0x00 0x00 0x3d00a70 0x01 0x00 0x00 0x3d00a74 0x01 0x00 0x00 0x3d00a78 0x01 0x00 0x00 0x3d00a7c 0x01 0x00 0x00 0x3d00a80 0x01 0x00 0x00 0x3d00a84 0x01 0x00 0x00 0x3d00a88 0x01 0x00 0x00 0x3d00b00 0x01 0x00 0x00 0x3d00b04 0x01 0x00 0x00 0x3d01440 0x01 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014cc 0x01 0x00 0x00 0x3d014d0 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d014d8 0x01 0x00 0x00 0x3d017ec 0x01 0x00 0x00 0x3d017f8 0x01 0x00 0x00 0x3d017fc 0x01 0x00 0x00 0x3d3d000 0x01 0x00 0x00 0x3d3e000 0x01 0x00 0x00 0x3d3e004 0x01 0x00 0x00 0x3d3e008 0x01 0x00 0x00 0x3d3e00c 0x01 0x00 0x00 0x3d3f000 0x01 0x00 0x00 0x3d3f004 0x01 0x00 0x00 0x3d90000 0x01 0x00 0x00 0x3d90004 0x01 0x00 0x00 0x3d90008 0x01 0x00 0x00 0x3d9000c 0x01 0x00 0x00 0x3d90010 0x01 0x00 0x00 0x3d90014 0x01 0x00 0x00 0x3d90018 0x01 0x00 0x00 0x3d9001c 0x01 0x00 0x00 0x3d90020 0x01 0x00 0x00 0x3d90024 0x01 0x00 0x00 0x3d90028 0x01 0x00 0x00 0x3d9002c 0x01 0x00 0x00 0x3d90030 0x01 0x00 0x00 0x3d90034 0x01 0x00 0x00 0x3d90038 0x01 0x00 0x00 0x3d9003c 0x01 0x00 0x00 0x3d91000 0x01 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91008 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x01 0x00 0x00 0x3d91014 0x01 0x00 0x00 0x3d91018 0x01 0x00 0x00 0x3d9101c 0x01 0x00 0x00 0x3d91020 0x01 0x00 0x00 0x3d91024 0x01 0x00 0x00 0x3d91028 0x01 0x00 0x00 0x3d9102c 0x01 0x00 0x00 0x3d91030 0x01 0x00 0x00 0x3d91034 0x01 0x00 0x00 0x3d91038 0x01 0x00 0x00 0x3d9103c 0x01 0x00 0x00 0x3d92000 0x01 0x00 0x00 0x3d92004 0x01 0x00 0x00 0x3d92008 0x01 0x00 0x00 0x3d9200c 0x01 0x00 0x00 0x3d92010 0x01 0x00 0x00 0x3d92014 0x01 0x00 0x00 0x3d93000 0x01 0x00 0x00 0x3d94000 0x01 0x00 0x00 0x3d94004 0x01 0x00 0x00 0x3d94008 0x01 0x00 0x00 0x3d95000 0x01 0x00 0x00 0x3d95004 0x01 0x00 0x00 0x3d95008 0x01 0x00 0x00 0x3d9500c 0x01 0x00 0x00 0x3d95010 0x01 0x00 0x00 0x3d96000 0x01 0x00 0x00 0x3d96004 0x01 0x00 0x00 0x3d96008 0x01 0x00 0x00 0x3d9600c 0x01 0x00 0x00 0x3d96010 0x01 0x00 0x00 0x3d97000 0x01 0x00 0x00 0x3d97004 0x01 0x00 0x00 0x3d97008 0x01 0x00 0x00 0x3d9700c 0x01 0x00 0x00 0x3d97010 0x01 0x00 0x00 0x3d98000 0x01 0x00 0x00 0x3d98004 0x01 0x00 0x00 0x3d98008 0x01 0x00 0x00 0x3d9800c 0x01 0x00 0x00 0x3d98010 0x01 0x00 0x00 0x3d99000 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d99008 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0x3d99010 0x01 0x00 0x00 0x3d99014 0x01 0x00 0x00 0x3d99050 0x01 0x00 0x00 0x3d99054 0x01 0x00 0x00 0x3d99060 0x01 0x00 0x00 0x3d99064 0x01 0x00 0x00 0x3d99068 0x01 0x00 0x00 0x3d9906c 0x01 0x00 0x00 0x3d99070 0x01 0x00 0x00 0x3d99074 0x01 0x00 0x00 0x3d990a8 0x01 0x00 0x00 0x3d990ac 0x01 0x00 0x00 0x3d990b0 0x01 0x00 0x00 0x3d990b4 0x01 0x00 0x00 0x3d990b8 0x01 0x00 0x00 0x3d990bc 0x01 0x00 0x00 0x3d990c0 0x01 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d990cc 0x01 0x00 0x00 0x3d990d0 0x01 0x00 0x00 0x3d99104 0x01 0x00 0x00 0x3d9910c 0x01 0x00 0x00 0x3d99110 0x01 0x00 0x00 0x3d99114 0x01 0x00 0x00 0x3d99118 0x01 0x00 0x00 0x3d9911c 0x01 0x00 0x00 0x3d99120 0x01 0x00 0x00 0x3d99124 0x01 0x00 0x00 0x3d99128 0x01 0x00 0x00 0x3d9912c 0x01 0x00 0x00 0x3d99134 0x01 0x00 0x00 0x3d99138 0x01 0x00 0x00 0x3d9913c 0x01 0x00 0x00 0x3d99140 0x01 0x00 0x00 0x3d99144 0x01 0x00 0x00 0x3d99148 0x01 0x00 0x00 0x3d9914c 0x01 0x00 0x00 0x3d99150 0x01 0x00 0x00 0x3d99154 0x01 0x00 0x00 0x3d99158 0x01 0x00 0x00 0x3d9915c 0x01 0x00 0x00 0x3d99160 0x01 0x00 0x00 0x3d99164 0x01 0x00 0x00 0x3d9916c 0x01 0x00 0x00 0x3d99170 0x01 0x00 0x00 0x3d99174 0x01 0x00 0x00 0x3d99178 0x01 0x00 0x00 0x3d9917c 0x01 0x00 0x00 0x3d99180 0x01 0x00 0x00 0x3d99184 0x01 0x00 0x00 0x3d99188 0x01 0x00 0x00 0x3d9918c 0x01 0x00 0x00 0x3d99198 0x01 0x00 0x00 0x3d9919c 0x01 0x00 0x00 0x3d991a0 0x01 0x00 0x00 0x3d991e0 0x01 0x00 0x00 0x3d991e4 0x01 0x00 0x00 0x3d991e8 0x01 0x00 0x00 0x3d99224 0x01 0x00 0x00 0x3d99228 0x01 0x00 0x00 0x3d99270 0x01 0x00 0x00 0x3d99274 0x01 0x00 0x00 0x3d99278 0x01 0x00 0x00 0x3d99280 0x01 0x00 0x00 0x3d99284 0x01 0x00 0x00 0x3d99288 0x01 0x00 0x00 0x3d9928c 0x01 0x00 0x00 0x3d99290 0x01 0x00 0x00 0x3d99294 0x01 0x00 0x00 0x3d99298 0x01 0x00 0x00 0x3d99314 0x01 0x00 0x00 0x3d99318 0x01 0x00 0x00 0x3d9931c 0x01 0x00 0x00 0x3d9935c 0x01 0x00 0x00 0x3d99360 0x01 0x00 0x00 0x3d993a0 0x01 0x00 0x00 0x3d993a4 0x01 0x00 0x00 0x3d993e4 0x01 0x00 0x00 0x3d993e8 0x01 0x00 0x00 0x3d993ec 0x01 0x00 0x00 0x3d993f0 0x01 0x00 0x00 0x3d9942c 0x01 0x00 0x00 0x3d99470 0x01 0x00 0x00 0x3d99474 0x01 0x00 0x00 0x3d99478 0x01 0x00 0x00 0x3d99500 0x01 0x00 0x00 0x3d99508 0x01 0x00 0x00 0x3d9950c 0x01 0x00 0x00 0x3d99510 0x01 0x00 0x00 0x3d99514 0x01 0x00 0x00 0x3d99518 0x01 0x00 0x00 0x3d9951c 0x01 0x00 0x00 0x3d99520 0x01 0x00 0x00 0x3d99524 0x01 0x00 0x00 0x3d99528 0x01 0x00 0x00 0x3d9952c 0x01 0x00 0x00 0x3d99530 0x01 0x00 0x00 0x3d99534 0x01 0x00 0x00 0x3d99538 0x01 0x00 0x00 0x3d99550 0x01 0x00 0x00 0x3d99554 0x01 0x00 0x00 0x3d99558 0x01 0x00 0x00 0x3d9955c 0x01 0x00 0x00 0x3d99560 0x01 0x00 0x00 0x3d99564 0x01 0x00 0x00 0x3d99568 0x01 0x00 0x00 0x3d9956c 0x01 0x00 0x00 0x3d99570 0x01 0x00 0x00 0x3d99574 0x01 0x00 0x00 0x3d99578 0x01 0x00 0x00 0x3d9957c 0x01 0x00 0x00 0x3d99580 0x01 0x00 0x00 0x3d99584 0x01 0x00 0x00 0x3d99588 0x01 0x00 0x00 0x3d99590 0x01 0x00 0x00 0x3d99594 0x01 0x00 0x00 0x3d99598 0x01 0x00 0x00 0x3d9959c 0x01 0x00 0x00 0x3d995a0 0x01 0x00 0x00 0x3d995a4 0x01 0x00 0x00 0x3d995a8 0x01 0x00 0x00 0x3d995ac 0x01 0x00 0x00 0x3d995b0 0x01 0x00 0x00 0x3d995b4 0x01 0x00 0x00 0x3d995b8 0x01 0x00 0x00 0x3d995bc 0x01 0x00 0x00 0x3d995c0 0x01 0x00 0x00 0x3d995c4 0x01 0x00 0x00 0x3d995c8 0x01 0x00 0x00 0x3d995cc 0x01 0x00 0x00 0x3d995d8 0x01 0x00 0x00 0x3d995dc 0x01 0x00 0x00 0x3d995e0 0x01 0x00 0x00 0x3d995e4 0x01 0x00 0x00 0x3d995e8 0x01 0x00 0x00 0x3d40000 0x01 0x00 0x00 0x3d40004 0x01 0x00 0x00 0x3d40008 0x01 0x00 0x00 0x3d4000c 0x01 0x00 0x00 0x3d41000 0x01 0x00 0x00 0x3d41004 0x01 0x00 0x00 0x3d41008 0x01 0x00 0x00 0x3d4100c 0x01 0x00 0x00 0x3d42000 0x01 0x00 0x00 0x3d42004 0x01 0x00 0x00 0x3d42008 0x01 0x00 0x00 0x3d4200c 0x01 0x00 0x00 0x3d43000 0x01 0x00 0x00 0x3d43004 0x01 0x00 0x00 0x3d43008 0x01 0x00 0x00 0x3d4300c 0x01 0x00 0x00 0x3d44000 0x01 0x00 0x00 0x3d44004 0x01 0x00 0x00 0x3d44008 0x01 0x00 0x00 0x3d4400c 0x01 0x00 0x00 0x3d45000 0x01 0x00 0x00 0x3d45004 0x01 0x00 0x00 0x3d45008 0x01 0x00 0x00 0x3d4500c 0x01 0x00 0x00 0x3d46000 0x01 0x00 0x00 0x3d46004 0x01 0x00 0x00 0x3d46008 0x01 0x00 0x00 0x3d4600c 0x01 0x00 0x00 0x3d47000 0x01 0x00 0x00 0x3d47004 0x01 0x00 0x00 0x3d47008 0x01 0x00 0x00 0x3d4700c 0x01 0x00 0x00 0x3d48000 0x01 0x00 0x00 0x3d49000 0x01 0x00 0x00 0x3d4a000 0x01 0x00 0x00 0x3d4b000 0x01 0x00 0x00 0x3d4c000 0x01 0x00 0x00 0x3d4d000 0x01 0x00 0x00 0x3d4e000 0x01 0x00 0x00 0x3d4f000 0x01 0x00 0x00 0x3d8e000 0x01 0x00 0x00 0x3d8e004 0x01 0x00 0x00 0x3d8e008 0x01 0x00 0x00 0x3d8e00c 0x01 0x00 0x00 0x3d8e010 0x01 0x00 0x00 0x3d8e014 0x01 0x00 0x00 0x3d8e018 0x01 0x00 0x00 0x3d8e01c 0x01 0x00 0x00 0x3d8e020 0x01 0x00 0x00 0x3d8e024 0x01 0x00 0x00 0x3d8e028 0x01 0x00 0x00 0x3d8e02c 0x01 0x00 0x00 0x3d8e030 0x01 0x00 0x00 0x3d8e034 0x01 0x00 0x00 0x3d8e038 0x01 0x00 0x00 0x3d8e03c 0x01 0x00 0x00 0x3d8e040 0x01 0x00 0x00 0x3d8e044 0x01 0x00 0x00 0x3d8e048 0x01 0x00 0x00 0x3d8e04c 0x01 0x00 0x00 0x3d8e050 0x01 0x00 0x00 0x3d8e054 0x01 0x00 0x00 0x3d8e058 0x01 0x00 0x00 0x3d8e05c 0x01 0x00 0x00 0x3d8e060 0x01 0x00 0x00 0x3d8e064 0x01 0x00 0x00 0x3d8e068 0x01 0x00 0x00 0x3d8e06c 0x01 0x00 0x00 0x3d8e070 0x01 0x00 0x00 0x3d8e074 0x01 0x00 0x00 0x3d8e078 0x01 0x00 0x00 0x3d8e07c 0x01 0x00 0x00 0x3d8e080 0x01 0x00 0x00 0x3d8e084 0x01 0x00 0x00 0x3d8e088 0x01 0x00 0x00 0x3d8e090 0x01 0x00 0x00 0x3d8e094 0x01 0x00 0x00 0x3d8e098 0x01 0x00 0x00 0x3d8e0a0 0x01 0x00 0x00 0x3d8e0a4 0x01 0x00 0x00 0x3d8e0a8 0x01 0x00 0x00 0x3d8e0b0 0x01 0x00 0x00 0x3d8e0b4 0x01 0x00 0x00 0x3d8e0b8 0x01 0x00 0x00 0x3d8e0c0 0x01 0x00 0x00 0x3d8e0c4 0x01 0x00 0x00 0x3d8e0c8 0x01 0x00 0x00 0x3d8e0d0 0x01 0x00 0x00 0x3d8e0d4 0x01 0x00 0x00 0x3d8e0d8 0x01 0x00 0x00 0x3d8e0e0 0x01 0x00 0x00 0x3d8e0e4 0x01 0x00 0x00 0x3d8e0e8 0x01 0x00 0x00 0x3d8e0f0 0x01 0x00 0x00 0x3d8e0f4 0x01 0x00 0x00 0x3d8e0f8 0x01 0x00 0x00 0x3d8e100 0x01 0x00 0x00 0x3d8e104 0x01 0x00 0x00 0x3d8e108 0x01 0x00 0x00 0x3d8e10c 0x01 0x00 0x00 0x3d8e110 0x01 0x00 0x00 0x3d8e114 0x01 0x00 0x00 0x3d8e118 0x01 0x00 0x00 0x3d8e11c 0x01 0x00 0x00 0x3d8ec00 0x01 0x00 0x00 0x3d8ec04 0x01 0x00 0x00 0x3d8ec08 0x01 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec10 0x01 0x00 0x00 0x3d8ec14 0x01 0x00 0x00 0x3d8ec18 0x01 0x00 0x00 0x3d8ec1c 0x01 0x00 0x00 0x3d8ec20 0x01 0x00 0x00 0x3d8ec24 0x01 0x00 0x00 0x3d8ec28 0x01 0x00 0x00 0x3d8ec2c 0x01 0x00 0x00 0x3d8ec30 0x01 0x00 0x00 0x3d8ec34 0x01 0x00 0x00 0x3d8ec38 0x01 0x00 0x00 0x3d8ec40 0x01 0x00 0x00 0x3d8ec44 0x01 0x00 0x00 0x3d8ec48 0x01 0x00 0x00 0x3d8ec4c 0x01 0x00 0x00 0x3d8ec50 0x01 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8ec58 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d8eff0 0x01 0x00 0x00 0x3d8eff4 0x01 0x00 0x00 0x3d8f000 0x01 0x00 0x00 0x3d7d000 0x01 0x00 0x00 0x3d7d004 0x01 0x00 0x00 0x3d7d008 0x01 0x00 0x00 0x3d7d00c 0x01 0x00 0x00 0x3d7d010 0x01 0x00 0x00 0x3d7d014 0x01 0x00 0x00 0x3d7d018 0x01 0x00 0x00 0x3d7d01c 0x01 0x00 0x00 0x3d7d020 0x01 0x00 0x00 0x3d7d024 0x01 0x00 0x00 0x3d7d028 0x01 0x00 0x00 0x3d7d02c 0x01 0x00 0x00 0x3d7d03c 0x01 0x00 0x00 0x3d7d040 0x01 0x00 0x00 0x3d7d044 0x01 0x00 0x00 0x3d7d048 0x01 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d420 0x01 0x00 0x00 0x3d7d424 0x01 0x00 0x00 0x3d7d428 0x01 0x00 0x00 0x3d7d42c 0x01 0x00 0x00 0x3d7dc00 0x01 0x00 0x00 0x3d7dc04 0x01 0x00 0x00 0x3d7dc14 0x01 0x00 0x00 0x3d7dc20 0x01 0x00 0x00 0x3d7dc24 0x01 0x00 0x00 0x3d7dc30 0x01 0x00 0x00 0x3d7dc34 0x01 0x00 0x00 0x3d7dc40 0x01 0x00 0x00 0x3d7dc44 0x01 0x00 0x00 0x3d7dc4c 0x01 0x00 0x00 0x3d7dc50 0x01 0x00 0x00 0x3d7dc54 0x01 0x00 0x00 0x3d7dc58 0x01 0x00 0x00 0x3d7dc60 0x01 0x00 0x00 0x3d7dc64 0x01 0x00 0x00 0x3d7dc68 0x01 0x00 0x00 0x3d7dc6c 0x01 0x00 0x00 0x3d7dc70 0x01 0x00 0x00 0x3d7dc74 0x01 0x00 0x00 0x3d7dc80 0x01 0x00 0x00 0x3d7dc84 0x01 0x00 0x00 0x3d7dc88 0x01 0x00 0x00 0x3d7dc8c 0x01 0x00 0x00 0x3d7dc90 0x01 0x00 0x00 0x3d7dca4 0x01 0x00 0x00 0x3d7dd40 0x01 0x00 0x00 0x3d7dd44 0x01 0x00 0x00 0x3d7dd48 0x01 0x00 0x00 0x3d7dd4c 0x01 0x00 0x00 0x3d7dd50 0x01 0x00 0x00 0x3d7dd54 0x01 0x00 0x00 0x3d7dd58 0x01 0x00 0x00 0x3d7dd60 0x01 0x00 0x00 0x3d7dd64 0x01 0x00 0x00 0x3d7dd70 0x01 0x00 0x00 0x3d7e000 0x01 0x00 0x00 0x3d7e004 0x01 0x00 0x00 0x3d7e008 0x01 0x00 0x00 0x3d7e00c 0x01 0x00 0x00 0x3d7e010 0x01 0x00 0x00 0x3d7e01c 0x01 0x00 0x00 0x3d7e020 0x01 0x00 0x00 0x3d7e02c 0x01 0x00 0x00 0x3d7e030 0x01 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e040 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e048 0x01 0x00 0x00 0x3d7e04c 0x01 0x00 0x00 0x3d7e050 0x01 0x00 0x00 0x3d7e054 0x01 0x00 0x00 0x3d7e058 0x01 0x00 0x00 0x3d7e05c 0x01 0x00 0x00 0x3d7e060 0x01 0x00 0x00 0x3d7e064 0x01 0x00 0x00 0x3d7e068 0x01 0x00 0x00 0x3d7e06c 0x01 0x00 0x00 0x3d7e070 0x01 0x00 0x00 0x3d7e090 0x01 0x00 0x00 0x3d7e094 0x01 0x00 0x00 0x3d7e098 0x01 0x00 0x00 0x3d7e09c 0x01 0x00 0x00 0x3d7e0a0 0x01 0x00 0x00 0x3d7e0a4 0x01 0x00 0x00 0x3d7e0a8 0x01 0x00 0x00 0x3d7e0b4 0x01 0x00 0x00 0x3d7e0b8 0x01 0x00 0x00 0x3d7e0bc 0x01 0x00 0x00 0x3d7e0c0 0x01 0x00 0x00 0x3d7e200 0x01 0x00 0x00 0x3d7e204 0x01 0x00 0x00 0x3d7e240 0x01 0x00 0x00 0x3d7e244 0x01 0x00 0x00 0x3d7e248 0x01 0x00 0x00 0x3d7e24c 0x01 0x00 0x00 0x3d7e250 0x01 0x00 0x00 0x3d7e254 0x01 0x00 0x00 0x3d7e258 0x01 0x00 0x00 0x3d7e280 0x01 0x00 0x00 0x3d7e284 0x01 0x00 0x00 0x3d7e288 0x01 0x00 0x00 0x3d7e290 0x01 0x00 0x00 0x3d7e294 0x01 0x00 0x00 0x3d7e298 0x01 0x00 0x00 0x3d7e29c 0x01 0x00 0x00 0x3d7e2a0 0x01 0x00 0x00 0x3d7e2a4 0x01 0x00 0x00 0x3d7e2a8 0x01 0x00 0x00 0x3d7e2ac 0x01 0x00 0x00 0x3d7e2b0 0x01 0x00 0x00 0x3d7e2b4 0x01 0x00 0x00 0x3d7e2b8 0x01 0x00 0x00 0x3d7e2bc 0x01 0x00 0x00 0x3d7e2e0 0x01 0x00 0x00 0x3d7e2e4 0x01 0x00 0x00 0x3d7e300 0x01 0x00 0x00 0x3d7e304 0x01 0x00 0x00 0x3d7e30c 0x01 0x00 0x00 0x3d7e310 0x01 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x01 0x00 0x00 0x3d7e3c4 0x01 0x00 0x00 0x3d7e508 0x01 0x00 0x00 0x3d7e50c 0x01 0x00 0x00 0x3d7e510 0x01 0x00 0x00 0x3d7e520 0x01 0x00 0x00 0x3d7e524 0x01 0x00 0x00 0x3d7e528 0x01 0x00 0x00 0x3d7e53c 0x01 0x00 0x00 0x3d7e540 0x01 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e550 0x01 0x00 0x00 0x3d7e554 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e58c 0x01 0x00 0x00 0x3d7e598 0x01 0x00 0x00 0x3d7e59c 0x01 0x00 0x00 0x3d7e5a0 0x01 0x00 0x00 0x3d7e5a4 0x01 0x00 0x00 0x3d7e5a8 0x01 0x00 0x00 0x3d7e5ac 0x01 0x00 0x00 0x3d7e5c0 0x01 0x00 0x00 0x3d7e5c4 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e5d0 0x01 0x00 0x00 0x3d7e5d4 0x01 0x00 0x00 0x3d7e5d8 0x01 0x00 0x00 0x3d7e5dc 0x01 0x00 0x00 0x3d7e5f0 0x01 0x00 0x00 0x3d7e600 0x01 0x00 0x00 0x3d7e604 0x01 0x00 0x00 0x3d7e610 0x01 0x00 0x00 0x3d7e614 0x01 0x00 0x00 0x3d7e618 0x01 0x00 0x00 0x3d7e640 0x01 0x00 0x00 0x3d7e644 0x01 0x00 0x00 0x3d7e648 0x01 0x00 0x00 0x3d7e64c 0x01 0x00 0x00 0x3d7e650 0x01 0x00 0x00 0x3d7e654 0x01 0x00 0x00 0x3d7e658 0x01 0x00 0x00 0x3d7e65c 0x01 0x00 0x00 0x3d7e660 0x01 0x00 0x00 0x3d7e664 0x01 0x00 0x00 0x3d7e668 0x01 0x00 0x00 0x3d7e66c 0x01 0x00 0x00 0x3d7e670 0x01 0x00 0x00 0x3d7e674 0x01 0x00 0x00 0x3d7e678 0x01 0x00 0x00 0x3d7e714 0x01 0x00 0x00 0x3d7e718 0x01 0x00 0x00 0x3d7e71c 0x01 0x00 0x00 0x3d7e720 0x01 0x00 0x00 0x3d7e724 0x01 0x00 0x00 0x3d7e728 0x01 0x00 0x00 0x3d7e72c 0x01 0x00 0x00 0x3d7e730 0x01 0x00 0x00 0x3d7e734 0x01 0x00 0x00 0x3d7e738 0x01 0x00 0x00 0x3d7e73c 0x01 0x00 0x00 0x3d7e740 0x01 0x00 0x00 0x3d7e744 0x01 0x00 0x00 0x3d7e748 0x01 0x00 0x00 0x3d7e74c 0x01 0x00 0x00 0x3d7e750 0x01 0x00 0x00 0x3d7e7c0 0x01 0x00 0x00 0x3d7e7c4 0x01 0x00 0x00 0x3d7e7e0 0x01 0x00 0x00 0x3d7e7e4 0x01 0x00 0x00 0x3d7e7e8 0x01 0x00 0x00 0x3d7e7f0 0x01 0x00 0x00 0x3d7e800 0x01 0x00 0x00 0x3d7e804 0x01 0x00 0x00 0x3d7e808 0x01 0x00 0x00 0x3d7e80c 0x01 0x00 0x00 0x3d80000 0x01 0x00 0x00 0x3d80004 0x01 0x00 0x00 0x3d80008 0x01 0x00 0x00 0x3d8000c 0x01 0x00 0x00 0x3d80010 0x01 0x00 0x00 0x3d80014 0x01 0x00 0x00 0x3d80018 0x01 0x00 0x00 0x3d8001c 0x01 0x00 0x00 0x3d80020 0x01 0x00 0x00 0x3d80024 0x01 0x00 0x00 0x3d80028 0x01 0x00 0x00 0x3d8002c 0x01 0x00 0x00 0x3d80030 0x01 0x00 0x00 0x3d80034 0x01 0x00 0x00 0x3d80038 0x01 0x00 0x00 0x3d8003c 0x01 0x00 0x00 0x3d80040 0x01 0x00 0x00 0x3d80044 0x01 0x00 0x00 0x3d80048 0x01 0x00 0x00 0x3d8004c 0x01 0x00 0x00 0x3d80060 0x01 0x00 0x00 0x3d80064 0x01 0x00 0x00 0x3d80068 0x01 0x00 0x00 0x3d80080 0x01 0x00 0x00 0x3d80084 0x01 0x00 0x00 0x3d80090 0x01 0x00 0x00 0x3d80094 0x01 0x00 0x00 0x3d800a8 0x01 0x00 0x00 0x3d800ac 0x01 0x00 0x00 0x3d800b0 0x01 0x00 0x00 0x3d800c0 0x01 0x00 0x00 0x3d800c4 0x01 0x00 0x00 0x3d800d0 0x01 0x00 0x00 0x3d800d4 0x01 0x00 0x00 0x3d800d8 0x01 0x00 0x00 0x3d81000 0x01 0x00 0x00 0x3d81010 0x01 0x00 0x00 0x3d81020 0x01 0x00 0x00 0x3d81024 0x01 0x00 0x00 0x3d81028 0x01 0x00 0x00 0x3d8102c 0x01 0x00 0x00 0x3d81030 0x01 0x00 0x00 0x3d81034 0x01 0x00 0x00 0x3d81038 0x01 0x00 0x00 0x3d8103c 0x01 0x00 0x00 0x3d81040 0x01 0x00 0x00 0x3d81044 0x01 0x00 0x00 0x3d81048 0x01 0x00 0x00 0x3d8104c 0x01 0x00 0x00 0x3d69ff0 0x01 0x00 0x00 0x3d69ff4 0x01 0x00 0x00 0x3d6a000 0x01 0x00 0x00 0x3d6a004 0x01 0x00 0x00 0x3d6a008 0x01 0x00 0x00 0x3d6a00c 0x01 0x00 0x00 0x3d6a014 0x01 0x00 0x00 0x3d6a018 0x01 0x00 0x00 0x3d6a01c 0x01 0x00 0x00 0x3d6a020 0x01 0x00 0x00 0x3d6a058 0x01 0x00 0x00 0x3d6a078 0x01 0x00 0x00 0x3d6a098 0x01 0x00 0x00 0x3d6a0b8 0x01 0x00 0x00 0x3d6a0d8 0x01 0x00 0x00 0x3d6a0f8 0x01 0x00 0x00 0x3d6a118 0x01 0x00 0x00 0x3d6a138 0x01 0x00 0x00 0x3d6a158 0x01 0x00 0x00 0x3d6a20c 0x01 0x00 0x00 0x3d6a210 0x01 0x00 0x00 0x3d0f000 0x01 0x00 0x00 0x3d0f004 0x01 0x00 0x00 0x3d0f008 0x01 0x00 0x00 0x3d0f00c 0x01 0x00 0x00 0x3d0f010 0x01 0x00 0x00 0x3d0f014 0x01 0x00 0x00 0x3d0f018 0x01 0x00 0x00 0x3d0f01c 0x01 0x00 0x00 0x3d0f020 0x01 0x00 0x00 0x3d0f024 0x01 0x00 0x00 0x3d0f028 0x01 0x00 0x00 0x3d0f02c 0x01 0x00 0x00 0x3d0f100 0x01 0x00 0x00 0x3d0f104 0x01 0x00 0x00 0x3d0f108 0x01 0x00 0x00 0x3d0f114 0x01 0x00 0x00 0x3d0f118 0x01 0x00 0x00 0x3d0f11c 0x01 0x00 0x00 0x3d0f124 0x01 0x00 0x00 0x3d0f128 0x01 0x00 0x00 0x3d0f300 0x01 0x00 0x00 0x3d0f304 0x01 0x00 0x00 0x3d0f30c 0x01 0x00 0x00 0x3d0f330 0x01 0x00 0x00 0x3d0f334 0x01 0x00 0x00 0x3d0f338 0x01 0x00 0x00 0x3d0f33c 0x01 0x00 0x00 0x3d0f340 0x01 0x00 0x00 0x3d0f344 0x01 0x00 0x00 0x3d9e000 0x01 0x00 0x00 0x3d9e040 0x01 0x00 0x00 0x3d9e044 0x01 0x00 0x00 0x3d9e048 0x01 0x00 0x00 0x3d9e04c 0x01 0x00 0x00 0x3d9e050 0x01 0x00 0x00 0x3d9e080 0x01 0x00 0x00 0x3d9e084 0x01 0x00 0x00 0x3d9e088 0x01 0x00 0x00 0x3d9e08c 0x01 0x00 0x00 0x3d9e090 0x01 0x00 0x00 0x3d9e0a0 0x01 0x00 0x00 0x3d9e0a4 0x01 0x00 0x00 0x3d9e0a8 0x01 0x00 0x00 0x3d9e0ac 0x01 0x00 0x00 0x3d9e0c0 0x01 0x00 0x00 0x3d9e0c4 0x01 0x00 0x00 0x3d9e0c8 0x01 0x00 0x00 0x3d9e0cc 0x01 0x00 0x00 0x3d9e0d0 0x01 0x00 0x00 0x3d9e0d4 0x01 0x00 0x00 0x3d9e0d8 0x01 0x00 0x00 0x3d9e0dc 0x01 0x00 0x00 0x3d9e0e0 0x01 0x00 0x00 0x3d9e0e4 0x01 0x00 0x00 0x3d9e0e8 0x01 0x00 0x00 0x3d9e0ec 0x01 0x00 0x00 0x3d9e0f0 0x01 0x00 0x00 0x3d9e0f4 0x01 0x00 0x00 0x3d9e0f8 0x01 0x00 0x00 0x3d9e0fc 0x01 0x00 0x00 0x3d9e100 0x01 0x00 0x00 0x3d9e104 0x01 0x00 0x00 0x3d9e108 0x01 0x00 0x00 0x3d9e10c 0x01 0x00 0x00 0x3d9e110 0x01 0x00 0x00 0x3d9e114 0x01 0x00 0x00 0x3d9e118 0x01 0x00 0x00 0x3d9e11c 0x01 0x00 0x00 0x3d9e120 0x01 0x00 0x00 0x3d9e124 0x01 0x00 0x00 0x3d9e128 0x01 0x00 0x00 0x3d9e12c 0x01 0x00 0x00 0x3d9e130 0x01 0x00 0x00 0x3d9e134 0x01 0x00 0x00 0x3d9e138 0x01 0x00 0x00 0x3d9e13c 0x01 0x00 0x00 0x3d9e140 0x01 0x00 0x00 0x3d9e144 0x01 0x00 0x00 0x3d9e148 0x01 0x00 0x00 0x3d9e14c 0x01 0x00 0x00 0x3d9e150 0x01 0x00 0x00 0x3d9e154 0x01 0x00 0x00 0x3d9e158 0x01 0x00 0x00 0x3d9e15c 0x01 0x00 0x00 0x3d9e200 0x01 0x00 0x00 0x3d9e204 0x01 0x00 0x00 0x3d9f000 0x01 0x00 0x00 0x3d9f004 0x01 0x00 0x00 0x3d50d40 0x01 0x00 0x00 0x3d50d58 0x01 0x00 0x00 0x3d50d70 0x01 0x00 0x00 0x3d50d88 0x01 0x00 0x00 0x3d50da0 0x01 0x00 0x00 0x3d50db8 0x01 0x00 0x00 0x3d50dd0 0x01 0x00 0x00 0x3d50de8 0x01 0x00 0x00 0x3d50fe0 0x01 0x00 0x00 0x3d50ff8 0x01 0x00 0x00 0x3d51010 0x01 0x00 0x00 0x3d51028 0x01 0x00 0x00 0x3d51040 0x01 0x00 0x00 0x3d51058 0x01 0x00 0x00 0x3d51070 0x01 0x00 0x00 0x3d51088 0x01 0x00 0x00 0x3d51280 0x01 0x00 0x00 0x3d51298 0x01 0x00 0x00 0x3d512b0 0x01 0x00 0x00 0x3d512c8 0x01 0x00 0x00 0x3d512e0 0x01 0x00 0x00 0x3d512f8 0x01 0x00 0x00 0x3d51310 0x01 0x00 0x00 0x3d51328 0x01 0x00 0x00 0x3d51520 0x01 0x00 0x00 0x3d51538 0x01 0x00 0x00 0x3d51550 0x01 0x00 0x00 0x3d51568 0x01 0x00 0x00 0x3d51580 0x01 0x00 0x00 0x3d51598 0x01 0x00 0x00 0x3d515b0 0x01 0x00 0x00 0x3d515c8 0x01 0x00 0x00 0x3d517c0 0x01 0x00 0x00 0x3d517d8 0x01 0x00 0x00 0x3d517f0 0x01 0x00 0x00 0x3d51808 0x01 0x00 0x00 0x3d51820 0x01 0x00 0x00 0x3d51838 0x01 0x00 0x00 0x3d51850 0x01 0x00 0x00 0x3d51868 0x01 0x00 0x00 0x3d51a60 0x01 0x00 0x00 0x3d51a78 0x01 0x00 0x00 0x3d51a90 0x01 0x00 0x00 0x3d51aa8 0x01 0x00 0x00 0x3d51ac0 0x01 0x00 0x00 0x3d51ad8 0x01 0x00 0x00 0x3d51af0 0x01 0x00 0x00 0x3d51b08 0x01 0x00 0x00 0x3d51d00 0x01 0x00 0x00 0x3d51d18 0x01 0x00 0x00 0x3d51d30 0x01 0x00 0x00 0x3d51d48 0x01 0x00 0x00 0x3d51d60 0x01 0x00 0x00 0x3d51d78 0x01 0x00 0x00 0x3d51d90 0x01 0x00 0x00 0x3d51da8 0x01 0x00 0x00 0x3d51fa0 0x01 0x00 0x00 0x3d51fb8 0x01 0x00 0x00 0x3d51fd0 0x01 0x00 0x00 0x3d51fe8 0x01 0x00 0x00 0x3d52000 0x01 0x00 0x00 0x3d52018 0x01 0x00 0x00 0x3d52030 0x01 0x00 0x00 0x3d52048 0x01 0x00 0x00 0x3d52240 0x01 0x00 0x00 0x3d52258 0x01 0x00 0x00 0x3d52270 0x01 0x00 0x00 0x3d52288 0x01 0x00 0x00 0x3d522a0 0x01 0x00 0x00 0x3d522b8 0x01 0x00 0x00 0x3d522d0 0x01 0x00 0x00 0x3d522e8 0x01 0x00 0x00 0x3d524e0 0x01 0x00 0x00 0x3d524f8 0x01 0x00 0x00 0x3d52510 0x01 0x00 0x00 0x3d52528 0x01 0x00 0x00 0x3d52540 0x01 0x00 0x00 0x3d52558 0x01 0x00 0x00 0x3d52570 0x01 0x00 0x00 0x3d52588 0x01 0x00 0x00 0x17a80000 0x01 0x00 0x00 0x17a80004 0x01 0x00 0x00 0x17a80008 0x01 0x00 0x00 0x17a8000c 0x01 0x00 0x00 0x17a80010 0x01 0x00 0x00 0x17a80014 0x01 0x00 0x00 0x17a80018 0x01 0x00 0x00 0x17a8001c 0x01 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80024 0x01 0x00 0x00 0x17a80028 0x01 0x00 0x00 0x17a8002c 0x01 0x00 0x00 0x17a80030 0x01 0x00 0x00 0x17a80034 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x00 0x17a8003c 0x01 0x00 0x00 0x17a80040 0x01 0x00 0x00 0x17a82000 0x01 0x00 0x00 0x17a82004 0x01 0x00 0x00 0x17a82008 0x01 0x00 0x00 0x17a8200c 0x01 0x00 0x00 0x17a82010 0x01 0x00 0x00 0x17a82014 0x01 0x00 0x00 0x17a82018 0x01 0x00 0x00 0x17a8201c 0x01 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82024 0x01 0x00 0x00 0x17a82028 0x01 0x00 0x00 0x17a8202c 0x01 0x00 0x00 0x17a82030 0x01 0x00 0x00 0x17a82034 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x00 0x17a8203c 0x01 0x00 0x00 0x17a82040 0x01 0x00 0x00 0x17a88000 0x01 0x00 0x00 0x17a88004 0x01 0x00 0x00 0x17a88008 0x01 0x00 0x00 0x17a8800c 0x01 0x00 0x00 0x17a88010 0x01 0x00 0x00 0x17a88014 0x01 0x00 0x00 0x17a88018 0x01 0x00 0x00 0x17a8801c 0x01 0x00 0x00 0x17a88020 0x01 0x00 0x00 0x17a88024 0x01 0x00 0x00 0x17a88028 0x01 0x00 0x00 0x17a8802c 0x01 0x00 0x00 0x17a88030 0x01 0x00 0x00 0x17a88034 0x01 0x00 0x00 0x17a88038 0x01 0x00 0x00 0x17a8803c 0x01 0x00 0x00 0x17a88040 0x01 0x00 0x00 0x17a86000 0x01 0x00 0x00 0x17a86004 0x01 0x00 0x00 0x17a86008 0x01 0x00 0x00 0x17a8600c 0x01 0x00 0x00 0x17a86010 0x01 0x00 0x00 0x17a86014 0x01 0x00 0x00 0x17a86018 0x01 0x00 0x00 0x17a8601c 0x01 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86024 0x01 0x00 0x00 0x17a86028 0x01 0x00 0x00 0x17a8602c 0x01 0x00 0x00 0x17a86030 0x01 0x00 0x00 0x17a86034 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0x17a8603c 0x01 0x00 0x00 0x17a86040 0x01 0x00 0x00 0x17a84000 0x01 0x00 0x00 0x17a84004 0x01 0x00 0x00 0x17a84008 0x01 0x00 0x00 0x17a8400c 0x01 0x00 0x00 0x17a84010 0x01 0x00 0x00 0x17a84014 0x01 0x00 0x00 0x17a84018 0x01 0x00 0x00 0x17a8401c 0x01 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84024 0x01 0x00 0x00 0x17a84028 0x01 0x00 0x00 0x17a8402c 0x01 0x00 0x00 0x17a84030 0x01 0x00 0x00 0x17a84034 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x00 0x17a8403c 0x01 0x00 0x00 0x17a84040 0x01 0x00>;
|
|
};
|
|
|
|
link_list_0 {
|
|
qcom,curr-link-list = <0xff>;
|
|
};
|
|
|
|
link_list_1 {
|
|
qcom,curr-link-list = <0xff>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@129 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,gpios-reserved;
|
|
};
|
|
};
|
|
|
|
fragment@130 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
samsung,cc_dir = <0xffffffff 0x1d 0x00>;
|
|
qcom,use-hrtimer-for-dump;
|
|
|
|
dwc3@a600000 {
|
|
maximum-speed = "super-speed";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@131 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
eusb2_repeater@4f {
|
|
compatible = "ti,eusb2-repeater";
|
|
reg = <0x3e>;
|
|
vdd18-supply = <0xffffffff>;
|
|
vdd3-supply = <0xffffffff>;
|
|
reset-gpio = <0x10c 0x04 0x00>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x10d>;
|
|
qcom,param-override-seq = <0x7d 0x70 0x3e 0x71 0x76 0x73 0x70 0x79>;
|
|
qcom,param-host-override-seq = <0x7d 0x70 0x3e 0x71 0x76 0x73 0x70 0x79>;
|
|
phandle = <0x10e>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@132 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
dummy-supply = <0x10e>;
|
|
usb-repeater = <0x10e>;
|
|
};
|
|
};
|
|
|
|
fragment@133 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
snvm_i2c_sda_active {
|
|
|
|
mux {
|
|
function = "qup1_se5_l0";
|
|
};
|
|
};
|
|
|
|
snvm_i2c_scl_active {
|
|
|
|
mux {
|
|
function = "qup1_se5_l1";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@134 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
ese_spi_cs_pu_func {
|
|
|
|
mux {
|
|
function = "qup1_se1_l3";
|
|
};
|
|
};
|
|
|
|
ese_spi_clk_pu_func {
|
|
|
|
mux {
|
|
function = "qup1_se1_l2";
|
|
};
|
|
};
|
|
|
|
ese_spi_mosi_pu_func {
|
|
|
|
mux {
|
|
function = "qup1_se1_l1";
|
|
};
|
|
};
|
|
|
|
ese_spi_miso_pu_func {
|
|
|
|
mux {
|
|
function = "qup1_se1_l0";
|
|
};
|
|
};
|
|
|
|
nfc_i2c_sda_active {
|
|
|
|
mux {
|
|
function = "qup1_se0_l0";
|
|
};
|
|
};
|
|
|
|
nfc_i2c_scl_active {
|
|
|
|
mux {
|
|
function = "qup1_se0_l1";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@135 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,glinkpkt {
|
|
compatible = "qcom,glinkpkt";
|
|
|
|
qcom,glinkpkt-glinkbridge {
|
|
qcom,glinkpkt-edge = "mpss";
|
|
qcom,glinkpkt-ch-name = "glink_bridge";
|
|
qcom,glinkpkt-dev-name = "smd4";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@136 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,qmp-phy-init-seq = <0x1000 0xc0 0x1004 0x01 0x1010 0x02 0x1014 0x16 0x1018 0x36 0x101c 0x04 0x1020 0x16 0x1024 0x41 0x1028 0x41 0x102c 0x00 0x1030 0x55 0x1034 0x75 0x1038 0x01 0x103c 0x01 0x1048 0x25 0x104c 0x02 0x1050 0x5c 0x1054 0x0f 0x1058 0x5c 0x105c 0x0f 0x1060 0xc0 0x1064 0x01 0x1070 0x02 0x1074 0x16 0x1078 0x36 0x1080 0x08 0x1084 0x1a 0x1088 0x41 0x108c 0x00 0x1090 0x55 0x1094 0x75 0x1098 0x01 0x10a8 0x25 0x10ac 0x02 0x10bc 0x0a 0x10c0 0x01 0x10cc 0x62 0x10d0 0x02 0x10e8 0x0c 0x1110 0x1a 0x1124 0x14 0x1140 0x04 0x1170 0x20 0x1174 0x16 0x11a4 0xb6 0x11a8 0x4b 0x11ac 0x37 0x11b4 0x0c 0x1234 0x00 0x1238 0x00 0x123c 0x1f 0x1240 0x09 0x1284 0xf5 0x1288 0xf2 0x128c 0x3f 0x1290 0x3f 0x1294 0x5f 0x12a4 0x12 0x12e4 0x21 0x1408 0x0a 0x1414 0x06 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0x0f 0x1444 0x99 0x144c 0x08 0x1450 0x08 0x1454 0x00 0x1458 0x0a 0x1460 0xa0 0x14d4 0x54 0x14d8 0x0f 0x14dc 0x13 0x14ec 0x5f 0x14f0 0x44 0x14f4 0x6a 0x14f8 0x07 0x14fc 0x00 0x1510 0x47 0x151c 0x04 0x1524 0x0e 0x155c 0x3f 0x1560 0xbf 0x1564 0xff 0x1568 0xdf 0x156c 0xed 0x1570 0xdc 0x1574 0x9c 0x1578 0xcd 0x157c 0x1b 0x1580 0x2b 0x15a0 0x04 0x15a4 0x38 0x15a8 0x0c 0x15b0 0x10 0x15e4 0x14 0x15f8 0x08 0x1634 0x00 0x1638 0x00 0x163c 0x1f 0x1640 0x09 0x1684 0xf5 0x1688 0xf2 0x168c 0x3f 0x1690 0x3f 0x1694 0x5f 0x16a4 0x12 0x16e4 0x05 0x1808 0x0a 0x1814 0x06 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0x0f 0x1844 0x99 0x184c 0x08 0x1850 0x08 0x1854 0x00 0x1858 0x0a 0x1860 0xa0 0x18d4 0x54 0x18d8 0x0f 0x18dc 0x13 0x18ec 0x5f 0x18f0 0x44 0x18f4 0x6a 0x18f8 0x07 0x18fc 0x00 0x1910 0x47 0x191c 0x04 0x1924 0x0e 0x195c 0xbf 0x1960 0xbf 0x1964 0xbf 0x1968 0xdf 0x196c 0xfd 0x1970 0xdc 0x1974 0x9c 0x1978 0xcd 0x197c 0x1b 0x1980 0x2b 0x19a0 0x04 0x19a4 0x38 0x19a8 0x0c 0x19b0 0x10 0x19e4 0x14 0x19f8 0x08 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0x99 0x1d90 0xe7 0x1d94 0x03 0x1db0 0x0a 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0x0c 0x1ddc 0x4b 0x1dec 0x10 0x1f00 0x68 0x1f18 0xf8 0x1f3c 0x07 0x1f40 0x40 0x1f44 0x00 0x1d6c 0x19>;
|
|
};
|
|
};
|
|
|
|
fragment@137 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
fragment@138 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,gpios-reserved = <0x08 0x09 0x0a 0x0b 0x3a 0x3b>;
|
|
};
|
|
};
|
|
|
|
fragment@139 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
panic_on_walt_bug = <0x4544de18>;
|
|
};
|
|
};
|
|
|
|
fragment@140 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
bt_en_sleep {
|
|
phandle = <0x10f>;
|
|
|
|
mux {
|
|
pins = "gpio17";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio17";
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@141 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
bt_kiwi {
|
|
compatible = "qcom,kiwi";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <0x10f>;
|
|
mpm_wake_set_gpios = <0x12>;
|
|
qcom,bt-reset-gpio = <0xffffffff 0x11 0x00>;
|
|
qcom,wl-reset-gpio = <0xffffffff 0x10 0x00>;
|
|
qcom,bt-sw-ctrl-gpio = <0xffffffff 0x12 0x00>;
|
|
mboxes = <0xffffffff 0x00>;
|
|
qcom,bt-vdd18-aon-supply = <0xffffffff>;
|
|
qcom,bt-vdd12-io-supply = <0xffffffff>;
|
|
qcom,bt-ant-ldo-supply = <0xffffffff>;
|
|
qcom,bt-vdd-dig-supply = <0xffffffff>;
|
|
qcom,bt-vdd-aon-supply = <0xffffffff>;
|
|
qcom,bt-vdd-rfaOp8-supply = <0xffffffff>;
|
|
qcom,bt-vdd-rfa1-supply = <0xffffffff>;
|
|
qcom,bt-vdd-rfa2-supply = <0xffffffff>;
|
|
qcom,bt-vdd18-aon-config = <0x1b7740 0x1b7740 0x00 0x01>;
|
|
qcom,bt-vdd12-io-config = <0x124f80 0x124f80 0x00 0x01>;
|
|
qcom,bt-ant-ldo-config = <0x1b7740 0x1b7740 0x00 0x01>;
|
|
qcom,bt-vdd-aon-config = <0xdfa20 0xdfa20 0x00 0x01>;
|
|
qcom,bt-vdd-dig-config = <0xdfa20 0xdfa20 0x00 0x01>;
|
|
qcom,bt-vdd-rfaOp8-config = <0xdfa20 0xdfa20 0x00 0x01>;
|
|
qcom,bt-vdd-rfa1-config = <0x1414a0 0x1414a0 0x00 0x01>;
|
|
qcom,bt-vdd-rfa2-config = <0x1c7140 0x1c7140 0x00 0x01>;
|
|
qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s3c.v, upval: 916}", "{class: wlan_pdc, ss: rf, res: s3c.v, dwnval: 612}", "{class: wlan_pdc, ss: rf, res: s1c.v, upval: 1316}", "{class: wlan_pdc, ss: rf, res: s1c.v, dwnval: 944}", "{class: wlan_pdc, ss: rf, res: s6c.v, upval: 1864}", "{class: wlan_pdc, ss: rf, res: s6c.v, dwnval: 1820}";
|
|
phandle = <0x26f>;
|
|
};
|
|
|
|
slim@6C40000 {
|
|
status = "ok";
|
|
phandle = <0x270>;
|
|
|
|
ngd@1 {
|
|
reg = <0x01>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
|
|
btfmslim-driver {
|
|
compatible = "slim217,221";
|
|
reg = <0x01 0x00>;
|
|
phandle = <0x271>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@142 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
fragment@143 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
cnss_pins {
|
|
|
|
cnss_wlan_en_active {
|
|
phandle = <0x110>;
|
|
|
|
mux {
|
|
pins = "gpio16";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio16";
|
|
drive-strength = <0x10>;
|
|
output-high;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
cnss_wlan_en_sleep {
|
|
phandle = <0x111>;
|
|
|
|
mux {
|
|
pins = "gpio16";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio16";
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@144 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
cnss_wlan_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x00 0x400000>;
|
|
size = <0x00 0x2000000>;
|
|
phandle = <0x113>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@145 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,cnss-kiwi@b0000000 {
|
|
compatible = "qcom,cnss-kiwi";
|
|
reg = <0xb0000000 0x10000>;
|
|
reg-names = "smmu_iova_ipa";
|
|
qcom,wlan-sw-ctrl-gpio = <0xffffffff 0x13 0x00>;
|
|
supported-ids = <0x1107>;
|
|
wlan-en-gpio = <0xffffffff 0x10 0x00>;
|
|
qcom,bt-en-gpio = <0xffffffff 0x11 0x00>;
|
|
qcom,sw-ctrl-gpio = <0xffffffff 0x12 0x00>;
|
|
mpm_wake_set_gpios = <0x12 0x13>;
|
|
pinctrl-names = "wlan_en_active", "wlan_en_sleep";
|
|
pinctrl-0 = <0x110>;
|
|
pinctrl-1 = <0x111>;
|
|
qcom,wlan;
|
|
qcom,wlan-rc-num = <0x00>;
|
|
qcom,wlan-ramdump-dynamic = <0x780000>;
|
|
qcom,wlan-cbc-enabled;
|
|
cnss-enable-self-recovery;
|
|
use-pm-domain;
|
|
qcom,same-dt-multi-dev;
|
|
qcom,qmp = <0xffffffff>;
|
|
vdd-wlan-io-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
|
|
vdd-wlan-io12-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-io12-config = <0x124f80 0x124f80 0x00 0x00 0x01>;
|
|
vdd-wlan-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-config = <0xe57e0 0xe57e0 0x00 0x00 0x01>;
|
|
vdd-wlan-aon-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-aon-config = <0xee480 0xee480 0x00 0x00 0x01>;
|
|
vdd-wlan-dig-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-dig-config = <0xdfa20 0xdfa20 0x00 0x00 0x01>;
|
|
vdd-wlan-rfa1-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-rfa1-config = <0x1c7140 0x1c7140 0x00 0x00 0x01>;
|
|
vdd-wlan-rfa2-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-rfa2-config = <0x1414a0 0x1414a0 0x00 0x00 0x01>;
|
|
vdd-wlan-ant-share-supply = <0xffffffff>;
|
|
qcom,vdd-wlan-ant-share-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
|
|
interconnects = <0xffffffff 0x2f 0xffffffff 0x239 0xffffffff 0x1b 0xffffffff 0x200>;
|
|
interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
|
|
qcom,icc-path-count = <0x02>;
|
|
qcom,bus-bw-cfg-count = <0x09>;
|
|
qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x4c4b4 0x626380 0x8f6ec 0x822080 0x1d4c 0x30d400 0x00 0x00 0x8ca 0x216600 0x1d4c 0x216600 0x7530 0x216600 0x186a0 0x216600 0x2ab98 0x5eec00 0x4c4b4 0x7faf80 0x8f6ec 0xc35000 0x1d4c 0x216600>;
|
|
qcom,vreg_pdc_map = "s3c", "rf", "l15B", "rf", "l3c", "rf", "s1c", "rf", "s6c", "rf", "s2c", "bb", "s4i", "bb";
|
|
qcom,pmu_vreg_map = "VDD095_MX_PMU", "s2c", "VDD095_PMU", "s4i", "VDD_PMU_AON_I", "s3c", "VDD095_PMU_BT", "s3c", "VDD09_PMU_RFA_I", "s3c", "VDD13_PMU_PCIE_I", "s1c", "VDD13_PMU_RFA_I", "s1c", "VDD19_PMU_PCIE_I", "s6c", "VDD19_PMU_RFA_I", "s6c";
|
|
qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s3c.v, upval: 916}", "{class: wlan_pdc, ss: rf, res: s3c.v, dwnval: 612}", "{class: wlan_pdc, ss: rf, res: s1c.v, upval: 1316}", "{class: wlan_pdc, ss: rf, res: s1c.v, dwnval: 944}", "{class: wlan_pdc, ss: rf, res: s6c.v, upval: 1864}", "{class: wlan_pdc, ss: rf, res: s6c.v, dwnval: 1820}", "{class: wlan_pdc, ss: bb, res: s2c.v, upval: 976}", "{class: wlan_pdc, ss: bb, res: s2c.v, dwnval: 512}", "{class: wlan_pdc, ss: bb, res: s4i.v, upval: 940}", "{class: wlan_pdc, ss: bb, res: s4i.v, dwnval: 420}";
|
|
phandle = <0x272>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@146 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#address-cells = <0x05>;
|
|
#size-cells = <0x00>;
|
|
|
|
cnss_pci0 {
|
|
reg = <0x00 0x00 0x00 0x00 0x00>;
|
|
qcom,iommu-group = <0x112>;
|
|
memory-region = <0x113>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
phandle = <0x273>;
|
|
|
|
cnss_pci_iommu_group0 {
|
|
qcom,iommu-msi-size = <0x1000>;
|
|
qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
|
|
qcom,iommu-geometry = <0xa0000000 0x10010000>;
|
|
qcom,iommu-dma = "fastmap";
|
|
qcom,iommu-pagetable = "coherent";
|
|
qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
|
|
phandle = <0x112>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@147 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
remoteproc-adsp@03000000 {
|
|
cx-supply = <0xffffffff>;
|
|
cx-uV-uA = <0x180 0x00>;
|
|
mx-supply = <0xffffffff>;
|
|
mx-uV-uA = <0x180 0x00>;
|
|
sensor_vdd-supply = <0xffffffff>;
|
|
sensor_vdd-uV-uA = <0x1b7740 0x00>;
|
|
reg-names = "cx", "mx", "sensor_vdd";
|
|
phandle = <0x114>;
|
|
};
|
|
|
|
qcom,msm-adsp-loader {
|
|
qcom,rproc-handle = <0x114>;
|
|
phandle = <0x274>;
|
|
};
|
|
|
|
qcom,msm-adsp-notify {
|
|
qcom,rproc-handle = <0x114>;
|
|
phandle = <0x275>;
|
|
};
|
|
|
|
flip_cover_detector_sensor {
|
|
status = "enabled";
|
|
fcd,axis = <0x01>;
|
|
fcd,attach_thd = <0x2bc>;
|
|
fcd,dual_cal_matrix = <0x01>;
|
|
};
|
|
|
|
ssc_adsp_rproc_phandle {
|
|
qcom,rproc-handle = <0x114>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@148 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x2dc6c0>;
|
|
regulator-max-microvolt = <0x2dc6c0>;
|
|
};
|
|
};
|
|
|
|
fragment@149 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-min-microvolt = <0x2ab980>;
|
|
regulator-max-microvolt = <0x2ab980>;
|
|
};
|
|
};
|
|
|
|
fragment@150 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
qcom,camera-flash0 {
|
|
status = "ok";
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,camera-flash";
|
|
flash-source = <0x115>;
|
|
torch-source = <0x116>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0x117>;
|
|
pinctrl-1 = <0x118>;
|
|
phandle = <0xba>;
|
|
};
|
|
|
|
qcom,camera-flash2 {
|
|
status = "ok";
|
|
cell-index = <0x02>;
|
|
compatible = "qcom,camera-flash";
|
|
flash-source = <0x115>;
|
|
torch-source = <0x116>;
|
|
phandle = <0xc4>;
|
|
};
|
|
|
|
qcom,camera-flash3 {
|
|
status = "ok";
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,camera-flash";
|
|
flash-source = <0x115>;
|
|
torch-source = <0x116>;
|
|
phandle = <0xde>;
|
|
};
|
|
|
|
qcom,camera-flash6 {
|
|
status = "ok";
|
|
cell-index = <0x06>;
|
|
compatible = "qcom,camera-flash";
|
|
flash-source = <0x115>;
|
|
torch-source = <0x116>;
|
|
phandle = <0xf0>;
|
|
};
|
|
|
|
qcom,cam-res-mgr {
|
|
status = "ok";
|
|
compatible = "qcom,cam-res-mgr";
|
|
gpios-shared = <0x18e 0x11d 0x197>;
|
|
gpios-shared-pinctrl = <0x18e 0x11d 0x197>;
|
|
shared-pctrl-gpio-names = "mcu_rst", "tele5x_af_ois_3p0_en", "flicker_mclk7";
|
|
pinctrl-names = "mcu_rst_active", "mcu_rst_suspend", "tele5x_af_ois_3p0_en_active", "tele5x_af_ois_3p0_en_suspend", "flicker_mclk7_active", "flicker_mclk7_suspend";
|
|
pinctrl-0 = <0x119>;
|
|
pinctrl-1 = <0x11a>;
|
|
pinctrl-2 = <0x11b>;
|
|
pinctrl-3 = <0x11c>;
|
|
pinctrl-4 = <0x11d>;
|
|
pinctrl-5 = <0x11e>;
|
|
phandle = <0x276>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@151 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
qcom,actuator0 {
|
|
status = "ok";
|
|
cell-index = <0x00>;
|
|
compatible = "qcom,cam-i2c-actuator";
|
|
reg = <0x0c>;
|
|
slave-addr = <0x18>;
|
|
cam_vaf-supply = <0x11f>;
|
|
cam_vio-supply = <0xb5>;
|
|
regulator-names = "cam_vaf", "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-max-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-load-current = <0x2710 0x2710>;
|
|
qcom,cam-power-seq-type = "cam_vio", "cam_vaf";
|
|
qcom,cam-power-seq-cfg-val = <0x01 0x01>;
|
|
qcom,cam-power-seq-delay = <0x01 0x0c>;
|
|
phandle = <0xb7>;
|
|
};
|
|
|
|
qcom,eeprom6 {
|
|
status = "ok";
|
|
cell-index = <0x06>;
|
|
reg = <0x54>;
|
|
compatible = "qcom,cam-i2c-eeprom";
|
|
i2c-freq-mode = <0x01>;
|
|
cam_vana-supply = <0x120>;
|
|
cam_vio-supply = <0xb5>;
|
|
regulator-names = "cam_vana", "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740 0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740 0x1b7740>;
|
|
rgltr-load-current = <0x1388 0x1d4c0>;
|
|
gpio-no-mux = <0x00>;
|
|
phandle = <0xee>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@152 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
qcom,actuator3 {
|
|
status = "ok";
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,cam-i2c-actuator";
|
|
reg = <0x1e>;
|
|
slave-addr = <0x1e>;
|
|
cam_vaf-supply = <0x121>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vaf", "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-max-voltage = <0x325aa0 0x1b7740>;
|
|
rgltr-load-current = <0x2710 0x2710>;
|
|
qcom,cam-power-seq-type = "cam_vio", "cam_vaf";
|
|
qcom,cam-power-seq-cfg-val = <0x01 0x01>;
|
|
qcom,cam-power-seq-delay = <0x01 0x0c>;
|
|
phandle = <0xdd>;
|
|
};
|
|
|
|
qcom,eeprom3 {
|
|
status = "ok";
|
|
cell-index = <0x03>;
|
|
compatible = "qcom,cam-i2c-eeprom";
|
|
reg = <0x03>;
|
|
i2c-freq-mode = <0x01>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740>;
|
|
rgltr-load-current = <0x1d4c0>;
|
|
gpio-no-mux = <0x00>;
|
|
phandle = <0xdc>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@153 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
qcom,actuator1 {
|
|
status = "ok";
|
|
cell-index = <0x01>;
|
|
compatible = "qcom,cam-i2c-actuator";
|
|
reg = <0x18>;
|
|
slave-addr = <0x18>;
|
|
cam_vaf-supply = <0xffffffff>;
|
|
cam_vio-supply = <0xb6>;
|
|
regulator-names = "cam_vaf", "cam_vio";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x2ab980 0x1b7740>;
|
|
rgltr-max-voltage = <0x2ab980 0x1b7740>;
|
|
rgltr-load-current = <0x2710 0x2710>;
|
|
phandle = <0xd4>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@154 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
qcom,ois@62 {
|
|
status = "ok";
|
|
compatible = "qcom,cam-i2c-ois";
|
|
cell-index = <0x00>;
|
|
reg = <0x62>;
|
|
slave-addr = <0xc4>;
|
|
pole-values = <0x00 0x01 0x00 0x01 0x00 0x00>;
|
|
gyro-orientation = <0x31>;
|
|
slave-id = <0x460>;
|
|
cam_vio-supply = <0x122>;
|
|
cam_vdig-supply = <0x123>;
|
|
cam_vana-supply = <0xffffffff>;
|
|
cam_v_custom1-supply = <0x124>;
|
|
cam_v_custom2-supply = <0x120>;
|
|
regulator-names = "cam_vio", "cam_vdig", "cam_vana", "cam_v_custom1", "cam_v_custom2";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740 0x325aa0 0x2dc6c0 0x325aa0 0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740 0x325aa0 0x2dc6c0 0x325aa0 0x1b7740>;
|
|
rgltr-load-current = <0x1388 0x1388 0x1388 0x1388 0x1388>;
|
|
qcom,cam-power-seq-type = "cam_vdig", "cam_v_custom1", "cam_v_custom2", "cam_gpio_custom2", "cam_vana", "cam_vio", "cam_reset";
|
|
qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,cam-power-seq-delay = <0x01 0x01 0x05 0x0a 0x01 0x01 0x0e>;
|
|
gpio-no-mux = <0x00>;
|
|
pinctrl-names = "cam_default", "cam_suspend";
|
|
pinctrl-0 = <0x125>;
|
|
pinctrl-1 = <0x126>;
|
|
gpios = <0xffffffff 0x61 0x00 0xffffffff 0x1c 0x00 0x70 0x05 0x00>;
|
|
gpio-reset = <0x00>;
|
|
gpio-custom1 = <0x01>;
|
|
gpio-custom2 = <0x02>;
|
|
gpio-req-tbl-num = <0x00 0x01 0x02>;
|
|
gpio-req-tbl-flags = <0x00 0x00 0x00>;
|
|
gpio-req-tbl-label = "MCU_RESET0", "MCU_BOOT0", "TELE5X_AF_OIS_LDO_EN";
|
|
phandle = <0xb9>;
|
|
};
|
|
|
|
qcom,actuator6 {
|
|
status = "ok";
|
|
cell-index = <0x06>;
|
|
compatible = "qcom,cam-i2c-actuator";
|
|
reg = <0x06>;
|
|
slave-addr = <0xc4>;
|
|
cam_vio-supply = <0x122>;
|
|
cam_vana-supply = <0xffffffff>;
|
|
cam_v_custom1-supply = <0x120>;
|
|
regulator-names = "cam_vio", "cam_vana", "cam_v_custom1";
|
|
rgltr-cntrl-support;
|
|
rgltr-min-voltage = <0x1b7740 0x2dc6c0 0x1b7740>;
|
|
rgltr-max-voltage = <0x1b7740 0x2dc6c0 0x1b7740>;
|
|
rgltr-load-current = <0x2710 0x2710 0x2710>;
|
|
qcom,cam-power-seq-type = "cam_v_custom1", "cam_gpio_custom1", "cam_vana", "cam_vio", "cam_reset";
|
|
qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,cam-power-seq-delay = <0x05 0x0a 0x01 0x01 0x14>;
|
|
gpio-no-mux = <0x00>;
|
|
gpios = <0xffffffff 0x61 0x00 0x70 0x05 0x00>;
|
|
gpio-reset = <0x00>;
|
|
gpio-custom1 = <0x01>;
|
|
gpio-req-tbl-num = <0x00 0x01>;
|
|
gpio-req-tbl-flags = <0x00 0x00>;
|
|
gpio-req-tbl-label = "MCU_RESET0", "TELE5X_AF_OIS_LDO_EN";
|
|
use-mcu;
|
|
phandle = <0xef>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@155 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,target-link-speed = <0x03>;
|
|
};
|
|
};
|
|
|
|
fragment@156 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
flash_led_active {
|
|
phandle = <0x117>;
|
|
|
|
mux {
|
|
pins = "gpio183";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio183";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
flash_led_suspend {
|
|
phandle = <0x118>;
|
|
|
|
mux {
|
|
pins = "gpio183";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio183";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
mcu_rst_active {
|
|
phandle = <0x119>;
|
|
|
|
mux {
|
|
pins = "gpio97";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio97";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
mcu_rst_suspend {
|
|
phandle = <0x11a>;
|
|
|
|
mux {
|
|
pins = "gpio97";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio97";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
mcu_boot0_swclk_active {
|
|
phandle = <0x125>;
|
|
|
|
mux {
|
|
pins = "gpio28";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio28";
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
};
|
|
};
|
|
|
|
mcu_boot0_swclk_suspend {
|
|
phandle = <0x126>;
|
|
|
|
mux {
|
|
pins = "gpio28";
|
|
function = "gpio";
|
|
};
|
|
|
|
config {
|
|
pins = "gpio28";
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
output-low;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@157 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
config {
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@158 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
config {
|
|
bias-disable;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@159 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
regulator-max-microvolt = <0xe7ef0>;
|
|
};
|
|
};
|
|
|
|
fragment@160 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
vdda-phy-min-microvolt = <0xe7ef0>;
|
|
};
|
|
};
|
|
|
|
fragment@161 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
limit-rate = <0x01>;
|
|
};
|
|
};
|
|
|
|
fragment@162 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
};
|
|
};
|
|
|
|
__symbols__ {
|
|
cs35l43_l = "/fragment@173/__overlay__/cs35l43-left@41";
|
|
cs35l43_r = "/fragment@173/__overlay__/cs35l43-right@40";
|
|
dummy_vreg = "/fragment@172/__overlay__/dummy_vreg";
|
|
cdc_sec_mi2s_gpios = "/fragment@170/__overlay__/sec_mi2s_pinctrl";
|
|
tdm0_dout_active = "/fragment@167/__overlay__/tdm0_dout_active";
|
|
tdm0_din_active = "/fragment@167/__overlay__/tdm0_din_active";
|
|
tdm0_ws_active = "/fragment@167/__overlay__/tdm0_ws_active";
|
|
tdm0_clk_active = "/fragment@167/__overlay__/tdm0_clk_active";
|
|
cs35l43_gpio_default = "/fragment@167/__overlay__/cs35l43_gpio_default";
|
|
clock_audio_rx_mclk2_2x_clk = "/fragment@166/__overlay__/rx_mclk2_2x_clk";
|
|
clock_audio_wsa2_tx = "/fragment@166/__overlay__/wsa2_core_tx_clk";
|
|
clock_audio_wsa_tx = "/fragment@166/__overlay__/wsa_core_tx_clk";
|
|
clock_audio_tx_1 = "/fragment@166/__overlay__/tx_core_clk";
|
|
clock_audio_rx_tx = "/fragment@166/__overlay__/rx_core_tx_clk";
|
|
clock_audio_rx_1 = "/fragment@166/__overlay__/rx_core_clk";
|
|
clock_audio_wsa_2 = "/fragment@166/__overlay__/wsa2_core_clk";
|
|
clock_audio_wsa_1 = "/fragment@166/__overlay__/wsa_core_clk";
|
|
clock_audio_va_1 = "/fragment@166/__overlay__/va_core_clk";
|
|
wcd939x_rst_gpio = "/fragment@166/__overlay__/msm_cdc_pinctrl@32";
|
|
wsa_spkr_en13 = "/fragment@166/__overlay__/wsa_spkr_en2_pinctrl";
|
|
wsa_spkr_en02 = "/fragment@166/__overlay__/wsa_spkr_en1_pinctrl";
|
|
cdc_dmic67_gpios = "/fragment@165/__overlay__/cdc_dmic67_pinctrl";
|
|
cdc_dmic45_gpios = "/fragment@165/__overlay__/cdc_dmic45_pinctrl";
|
|
cdc_dmic23_gpios = "/fragment@165/__overlay__/cdc_dmic23_pinctrl";
|
|
cdc_dmic01_gpios = "/fragment@165/__overlay__/cdc_dmic01_pinctrl";
|
|
va_swr_gpios = "/fragment@165/__overlay__/tx_swr_clk_data_pinctrl";
|
|
rx_swr_gpios = "/fragment@165/__overlay__/rx_swr_clk_data_pinctrl";
|
|
wsa2_swr_gpios = "/fragment@165/__overlay__/wsa2_swr_clk_data_pinctrl";
|
|
wsa_swr_gpios = "/fragment@165/__overlay__/wsa_swr_clk_data_pinctrl";
|
|
cdc_sep_mi2s_gpios = "/fragment@165/__overlay__/sep_mi2s_pinctrl";
|
|
cdc_sen_mi2s_gpios = "/fragment@165/__overlay__/sen_mi2s_pinctrl";
|
|
cdc_quin_mi2s_gpios = "/fragment@165/__overlay__/quin_mi2s_pinctrl";
|
|
cdc_quat_mi2s_gpios = "/fragment@165/__overlay__/quat_mi2s_pinctrl";
|
|
cdc_tert_mi2s_gpios = "/fragment@165/__overlay__/tert_mi2s_pinctrl";
|
|
fm_i2s1_gpios = "/fragment@165/__overlay__/fm_i2s1_pinctrl";
|
|
cdc_pri_mi2s_gpios = "/fragment@165/__overlay__/pri_mi2s_pinctrl";
|
|
pineapple_snd = "/fragment@165/__overlay__/sound";
|
|
wcd939x_codec = "/fragment@164/__overlay__/wcd939x-codec";
|
|
wsa884x_2_0221 = "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170221";
|
|
wsa884x_2_0220 = "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170220";
|
|
swr3 = "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master";
|
|
wsa2_macro = "/fragment@164/__overlay__/wsa2-macro@6AA0000";
|
|
wsa884x_0221 = "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170221";
|
|
wsa884x_0220 = "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170220";
|
|
swr0 = "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master";
|
|
wsa_macro = "/fragment@164/__overlay__/wsa-macro@6B00000";
|
|
wcd939x_rx_slave = "/fragment@164/__overlay__/rx-macro@6AC0000/rx_swr_master/wcd939x-rx-slave";
|
|
swr_haptics = "/fragment@164/__overlay__/rx-macro@6AC0000/rx_swr_master/swr_haptics@f0170220";
|
|
swr1 = "/fragment@164/__overlay__/rx-macro@6AC0000/rx_swr_master";
|
|
rx_macro = "/fragment@164/__overlay__/rx-macro@6AC0000";
|
|
tx_macro = "/fragment@164/__overlay__/tx-macro@6AE0000";
|
|
swr_dmic_01 = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master/dmic_swr@58350220";
|
|
swr_dmic_02 = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master/dmic_swr@58350221";
|
|
swr_dmic_03 = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master/dmic_swr@58350222";
|
|
swr_dmic_04 = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master/dmic_swr@58350223";
|
|
wcd939x_tx_slave = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master/wcd939x-tx-slave";
|
|
swr2 = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master";
|
|
va_macro = "/fragment@164/__overlay__/va-macro@6D44000";
|
|
cdc_dmic67_data_sleep = "/fragment@163/__overlay__/dmic67_data_sleep";
|
|
cdc_dmic67_data_active = "/fragment@163/__overlay__/dmic67_data_active";
|
|
cdc_dmic67_clk_sleep = "/fragment@163/__overlay__/dmic67_clk_sleep";
|
|
cdc_dmic67_clk_active = "/fragment@163/__overlay__/dmic67_clk_active";
|
|
cdc_dmic45_data_sleep = "/fragment@163/__overlay__/dmic45_data_sleep";
|
|
cdc_dmic45_data_active = "/fragment@163/__overlay__/dmic45_data_active";
|
|
cdc_dmic45_clk_sleep = "/fragment@163/__overlay__/dmic45_clk_sleep";
|
|
cdc_dmic45_clk_active = "/fragment@163/__overlay__/dmic45_clk_active";
|
|
cdc_dmic23_data_sleep = "/fragment@163/__overlay__/dmic23_data_sleep";
|
|
cdc_dmic23_data_active = "/fragment@163/__overlay__/dmic23_data_active";
|
|
cdc_dmic23_clk_sleep = "/fragment@163/__overlay__/dmic23_clk_sleep";
|
|
cdc_dmic23_clk_active = "/fragment@163/__overlay__/dmic23_clk_active";
|
|
cdc_dmic01_data_sleep = "/fragment@163/__overlay__/dmic01_data_sleep";
|
|
cdc_dmic01_data_active = "/fragment@163/__overlay__/dmic01_data_active";
|
|
cdc_dmic01_clk_sleep = "/fragment@163/__overlay__/dmic01_clk_sleep";
|
|
cdc_dmic01_clk_active = "/fragment@163/__overlay__/dmic01_clk_active";
|
|
rx_swr_data1_active = "/fragment@163/__overlay__/rx_swr_data1_active";
|
|
rx_swr_data1_sleep = "/fragment@163/__overlay__/rx_swr_data1_sleep";
|
|
rx_swr_data_active = "/fragment@163/__overlay__/rx_swr_data_active";
|
|
rx_swr_data_sleep = "/fragment@163/__overlay__/rx_swr_data_sleep";
|
|
rx_swr_clk_active = "/fragment@163/__overlay__/rx_swr_clk_active";
|
|
rx_swr_clk_sleep = "/fragment@163/__overlay__/rx_swr_clk_sleep";
|
|
tx_swr_data2_active = "/fragment@163/__overlay__/tx_swr_data2_active";
|
|
tx_swr_data2_sleep = "/fragment@163/__overlay__/tx_swr_data2_sleep";
|
|
tx_swr_data1_active = "/fragment@163/__overlay__/tx_swr_data1_active";
|
|
tx_swr_data1_sleep = "/fragment@163/__overlay__/tx_swr_data1_sleep";
|
|
tx_swr_data0_active = "/fragment@163/__overlay__/tx_swr_data0_active";
|
|
tx_swr_data0_sleep = "/fragment@163/__overlay__/tx_swr_data0_sleep";
|
|
tx_swr_clk_active = "/fragment@163/__overlay__/tx_swr_clk_active";
|
|
tx_swr_clk_sleep = "/fragment@163/__overlay__/tx_swr_clk_sleep";
|
|
wsa2_swr_data_active = "/fragment@163/__overlay__/wsa2_swr_data_pin/wsa2_swr_data_active";
|
|
wsa2_swr_data_sleep = "/fragment@163/__overlay__/wsa2_swr_data_pin/wsa2_swr_data_sleep";
|
|
wsa2_swr_clk_active = "/fragment@163/__overlay__/wsa2_swr_clk_pin/wsa2_swr_clk_active";
|
|
wsa2_swr_clk_sleep = "/fragment@163/__overlay__/wsa2_swr_clk_pin/wsa2_swr_clk_sleep";
|
|
wsa_swr_data_active = "/fragment@163/__overlay__/wsa_swr_data_pin/wsa_swr_data_active";
|
|
wsa_swr_data_sleep = "/fragment@163/__overlay__/wsa_swr_data_pin/wsa_swr_data_sleep";
|
|
wsa_swr_clk_active = "/fragment@163/__overlay__/wsa_swr_clk_pin/wsa_swr_clk_active";
|
|
wsa_swr_clk_sleep = "/fragment@163/__overlay__/wsa_swr_clk_pin/wsa_swr_clk_sleep";
|
|
spkr_02_sd_n_active = "/fragment@163/__overlay__/spkr_02_sd_n/spkr_02_sd_n_active";
|
|
spkr_02_sd_n_sleep = "/fragment@163/__overlay__/spkr_02_sd_n/spkr_02_sd_n_sleep";
|
|
lpi_aux4_sd1_active = "/fragment@163/__overlay__/lpi_aux4_sd1/lpi_aux4_sd1_active";
|
|
lpi_aux4_sd1_sleep = "/fragment@163/__overlay__/lpi_aux4_sd1/lpi_aux4_sd1_sleep";
|
|
lpi_aux4_sd0_active = "/fragment@163/__overlay__/lpi_aux4_sd0/lpi_aux4_sd0_active";
|
|
lpi_aux4_sd0_sleep = "/fragment@163/__overlay__/lpi_aux4_sd0/lpi_aux4_sd0_sleep";
|
|
lpi_aux4_ws_active = "/fragment@163/__overlay__/lpi_aux4_ws/lpi_aux4_ws_active";
|
|
lpi_aux4_ws_sleep = "/fragment@163/__overlay__/lpi_aux4_ws/lpi_aux4_ws_sleep";
|
|
lpi_aux4_sck_active = "/fragment@163/__overlay__/lpi_aux4_sck/lpi_aux4_sck_active";
|
|
lpi_aux4_sck_sleep = "/fragment@163/__overlay__/lpi_aux4_sck/lpi_aux4_sck_sleep";
|
|
lpi_aux3_sd1_active = "/fragment@163/__overlay__/lpi_aux3_sd1/lpi_aux3_sd1_active";
|
|
lpi_aux3_sd1_sleep = "/fragment@163/__overlay__/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
|
|
lpi_aux3_sd0_active = "/fragment@163/__overlay__/lpi_aux3_sd0/lpi_aux3_sd0_active";
|
|
lpi_aux3_sd0_sleep = "/fragment@163/__overlay__/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
|
|
lpi_aux3_ws_active = "/fragment@163/__overlay__/lpi_aux3_ws/lpi_aux3_ws_active";
|
|
lpi_aux3_ws_sleep = "/fragment@163/__overlay__/lpi_aux3_ws/lpi_aux3_ws_sleep";
|
|
lpi_aux3_sck_active = "/fragment@163/__overlay__/lpi_aux3_sck/lpi_aux3_sck_active";
|
|
lpi_aux3_sck_sleep = "/fragment@163/__overlay__/lpi_aux3_sck/lpi_aux3_sck_sleep";
|
|
lpi_aux2_sd1_active = "/fragment@163/__overlay__/lpi_aux2_sd1/lpi_aux2_sd1_active";
|
|
lpi_aux2_sd1_sleep = "/fragment@163/__overlay__/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
|
|
lpi_aux2_sd0_active = "/fragment@163/__overlay__/lpi_aux2_sd0/lpi_aux2_sd0_active";
|
|
lpi_aux2_sd0_sleep = "/fragment@163/__overlay__/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
|
|
lpi_aux2_ws_active = "/fragment@163/__overlay__/lpi_aux2_ws/lpi_aux2_ws_active";
|
|
lpi_aux2_ws_sleep = "/fragment@163/__overlay__/lpi_aux2_ws/lpi_aux2_ws_sleep";
|
|
lpi_aux2_sck_active = "/fragment@163/__overlay__/lpi_aux2_sck/lpi_aux2_sck_active";
|
|
lpi_aux2_sck_sleep = "/fragment@163/__overlay__/lpi_aux2_sck/lpi_aux2_sck_sleep";
|
|
lpi_aux1_sd1_active = "/fragment@163/__overlay__/lpi_aux1_sd1/lpi_aux1_sd1_active";
|
|
lpi_aux1_sd1_sleep = "/fragment@163/__overlay__/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
|
|
lpi_aux1_sd0_active = "/fragment@163/__overlay__/lpi_aux1_sd0/lpi_aux1_sd0_active";
|
|
lpi_aux1_sd0_sleep = "/fragment@163/__overlay__/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
|
|
lpi_aux1_ws_active = "/fragment@163/__overlay__/lpi_aux1_ws/lpi_aux1_ws_active";
|
|
lpi_aux1_ws_sleep = "/fragment@163/__overlay__/lpi_aux1_ws/lpi_aux1_ws_sleep";
|
|
lpi_aux1_sck_active = "/fragment@163/__overlay__/lpi_aux1_sck/lpi_aux1_sck_active";
|
|
lpi_aux1_sck_sleep = "/fragment@163/__overlay__/lpi_aux1_sck/lpi_aux1_sck_sleep";
|
|
quat_aux_sd3_active = "/fragment@163/__overlay__/quat_aux_sd3/quat_aux_sd3_active";
|
|
quat_aux_sd3_sleep = "/fragment@163/__overlay__/quat_aux_sd3/quat_aux_sd3_sleep";
|
|
quat_aux_sd2_active = "/fragment@163/__overlay__/quat_aux_sd2/quat_aux_sd2_active";
|
|
quat_aux_sd2_sleep = "/fragment@163/__overlay__/quat_aux_sd2/quat_aux_sd2_sleep";
|
|
quat_aux_sd1_active = "/fragment@163/__overlay__/quat_aux_sd1/quat_aux_sd1_active";
|
|
quat_aux_sd1_sleep = "/fragment@163/__overlay__/quat_aux_sd1/quat_aux_sd1_sleep";
|
|
quat_aux_sd0_active = "/fragment@163/__overlay__/quat_aux_sd0/quat_aux_sd0_active";
|
|
quat_aux_sd0_sleep = "/fragment@163/__overlay__/quat_aux_sd0/quat_aux_sd0_sleep";
|
|
quat_aux_ws_active = "/fragment@163/__overlay__/quat_aux_ws/quat_aux_ws_active";
|
|
quat_aux_ws_sleep = "/fragment@163/__overlay__/quat_aux_ws/quat_aux_ws_sleep";
|
|
quat_aux_sck_active = "/fragment@163/__overlay__/quat_aux_sck/quat_aux_sck_active";
|
|
quat_aux_sck_sleep = "/fragment@163/__overlay__/quat_aux_sck/quat_aux_sck_sleep";
|
|
lpi_tdm4_sd1_active = "/fragment@163/__overlay__/lpi_tdm4_sd1/lpi_tdm4_sd1_active";
|
|
lpi_tdm4_sd1_sleep = "/fragment@163/__overlay__/lpi_tdm4_sd1/lpi_tdm4_sd1_sleep";
|
|
lpi_tdm4_sd0_active = "/fragment@163/__overlay__/lpi_tdm4_sd0/lpi_tdm4_sd0_active";
|
|
lpi_tdm4_sd0_sleep = "/fragment@163/__overlay__/lpi_tdm4_sd0/lpi_tdm4_sd0_sleep";
|
|
lpi_tdm4_ws_active = "/fragment@163/__overlay__/lpi_tdm4_ws/lpi_tdm4_ws_active";
|
|
lpi_tdm4_ws_sleep = "/fragment@163/__overlay__/lpi_tdm4_ws/lpi_tdm4_ws_sleep";
|
|
lpi_tdm4_sck_active = "/fragment@163/__overlay__/lpi_tdm4_sck/lpi_tdm4_sck_active";
|
|
lpi_tdm4_sck_sleep = "/fragment@163/__overlay__/lpi_tdm4_sck/lpi_tdm4_sck_sleep";
|
|
lpi_tdm3_sd1_active = "/fragment@163/__overlay__/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
|
|
lpi_tdm3_sd1_sleep = "/fragment@163/__overlay__/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
|
|
lpi_tdm3_sd0_active = "/fragment@163/__overlay__/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
|
|
lpi_tdm3_sd0_sleep = "/fragment@163/__overlay__/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
|
|
lpi_tdm3_ws_active = "/fragment@163/__overlay__/lpi_tdm3_ws/lpi_tdm3_ws_active";
|
|
lpi_tdm3_ws_sleep = "/fragment@163/__overlay__/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
|
|
lpi_tdm3_sck_active = "/fragment@163/__overlay__/lpi_tdm3_sck/lpi_tdm3_sck_active";
|
|
lpi_tdm3_sck_sleep = "/fragment@163/__overlay__/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
|
|
lpi_tdm2_sd1_active = "/fragment@163/__overlay__/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
|
|
lpi_tdm2_sd1_sleep = "/fragment@163/__overlay__/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
|
|
lpi_tdm2_sd0_active = "/fragment@163/__overlay__/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
|
|
lpi_tdm2_sd0_sleep = "/fragment@163/__overlay__/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
|
|
lpi_tdm2_ws_active = "/fragment@163/__overlay__/lpi_tdm2_ws/lpi_tdm2_ws_active";
|
|
lpi_tdm2_ws_sleep = "/fragment@163/__overlay__/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
|
|
lpi_tdm2_sck_active = "/fragment@163/__overlay__/lpi_tdm2_sck/lpi_tdm2_sck_active";
|
|
lpi_tdm2_sck_sleep = "/fragment@163/__overlay__/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
|
|
lpi_tdm1_sd1_active = "/fragment@163/__overlay__/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
|
|
lpi_tdm1_sd1_sleep = "/fragment@163/__overlay__/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
|
|
lpi_tdm1_sd0_active = "/fragment@163/__overlay__/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
|
|
lpi_tdm1_sd0_sleep = "/fragment@163/__overlay__/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
|
|
lpi_tdm1_ws_active = "/fragment@163/__overlay__/lpi_tdm1_ws/lpi_tdm1_ws_active";
|
|
lpi_tdm1_ws_sleep = "/fragment@163/__overlay__/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
|
|
lpi_tdm1_sck_active = "/fragment@163/__overlay__/lpi_tdm1_sck/lpi_tdm1_sck_active";
|
|
lpi_tdm1_sck_sleep = "/fragment@163/__overlay__/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
|
|
quat_tdm_sd3_active = "/fragment@163/__overlay__/quat_tdm_sd3/quat_tdm_sd3_active";
|
|
quat_tdm_sd3_sleep = "/fragment@163/__overlay__/quat_tdm_sd3/quat_tdm_sd3_sleep";
|
|
quat_tdm_sd2_active = "/fragment@163/__overlay__/quat_tdm_sd2/quat_tdm_sd2_active";
|
|
quat_tdm_sd2_sleep = "/fragment@163/__overlay__/quat_tdm_sd2/quat_tdm_sd2_sleep";
|
|
quat_tdm_sd1_active = "/fragment@163/__overlay__/quat_tdm_sd1/quat_tdm_sd1_active";
|
|
quat_tdm_sd1_sleep = "/fragment@163/__overlay__/quat_tdm_sd1/quat_tdm_sd1_sleep";
|
|
quat_tdm_sd0_active = "/fragment@163/__overlay__/quat_tdm_sd0/quat_tdm_sd0_active";
|
|
quat_tdm_sd0_sleep = "/fragment@163/__overlay__/quat_tdm_sd0/quat_tdm_sd0_sleep";
|
|
quat_tdm_ws_active = "/fragment@163/__overlay__/quat_tdm_ws/quat_tdm_ws_active";
|
|
quat_tdm_ws_sleep = "/fragment@163/__overlay__/quat_tdm_ws/quat_tdm_ws_sleep";
|
|
quat_tdm_sck_active = "/fragment@163/__overlay__/quat_tdm_sck/quat_tdm_sck_active";
|
|
quat_tdm_sck_sleep = "/fragment@163/__overlay__/quat_tdm_sck/quat_tdm_sck_sleep";
|
|
lpi_i2s4_sd1_active = "/fragment@163/__overlay__/lpi_i2s4_sd1/lpi_i2s4_sd1_active";
|
|
lpi_i2s4_sd1_sleep = "/fragment@163/__overlay__/lpi_i2s4_sd1/lpi_i2s4_sd1_sleep";
|
|
lpi_i2s4_sd0_active = "/fragment@163/__overlay__/lpi_i2s4_sd0/lpi_i2s4_sd0_active";
|
|
lpi_i2s4_sd0_sleep = "/fragment@163/__overlay__/lpi_i2s4_sd0/lpi_i2s4_sd0_sleep";
|
|
lpi_i2s4_ws_active = "/fragment@163/__overlay__/lpi_i2s4_ws/lpi_i2s4_ws_active";
|
|
lpi_i2s4_ws_sleep = "/fragment@163/__overlay__/lpi_i2s4_ws/lpi_i2s4_ws_sleep";
|
|
lpi_i2s4_sck_active = "/fragment@163/__overlay__/lpi_i2s4_sck/lpi_i2s4_sck_active";
|
|
lpi_i2s4_sck_sleep = "/fragment@163/__overlay__/lpi_i2s4_sck/lpi_i2s4_sck_sleep";
|
|
lpi_i2s3_sd1_active = "/fragment@163/__overlay__/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
|
|
lpi_i2s3_sd1_sleep = "/fragment@163/__overlay__/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
|
|
lpi_i2s3_sd0_active = "/fragment@163/__overlay__/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
|
|
lpi_i2s3_sd0_sleep = "/fragment@163/__overlay__/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
|
|
lpi_i2s3_ws_active = "/fragment@163/__overlay__/lpi_i2s3_ws/lpi_i2s3_ws_active";
|
|
lpi_i2s3_ws_sleep = "/fragment@163/__overlay__/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
|
|
lpi_i2s3_sck_active = "/fragment@163/__overlay__/lpi_i2s3_sck/lpi_i2s3_sck_active";
|
|
lpi_i2s3_sck_sleep = "/fragment@163/__overlay__/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
|
|
lpi_i2s2_sd1_active = "/fragment@163/__overlay__/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
|
|
lpi_i2s2_sd1_sleep = "/fragment@163/__overlay__/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
|
|
lpi_i2s2_sd0_active = "/fragment@163/__overlay__/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
|
|
lpi_i2s2_sd0_sleep = "/fragment@163/__overlay__/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
|
|
lpi_i2s2_ws_active = "/fragment@163/__overlay__/lpi_i2s2_ws/lpi_i2s2_ws_active";
|
|
lpi_i2s2_ws_sleep = "/fragment@163/__overlay__/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
|
|
lpi_i2s2_sck_active = "/fragment@163/__overlay__/lpi_i2s2_sck/lpi_i2s2_sck_active";
|
|
lpi_i2s2_sck_sleep = "/fragment@163/__overlay__/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
|
|
lpi_i2s1_sd1_active = "/fragment@163/__overlay__/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
|
|
lpi_i2s1_sd1_sleep = "/fragment@163/__overlay__/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
|
|
lpi_i2s1_sd0_active = "/fragment@163/__overlay__/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
|
|
lpi_i2s1_sd0_sleep = "/fragment@163/__overlay__/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
|
|
lpi_i2s1_ws_active = "/fragment@163/__overlay__/lpi_i2s1_ws/lpi_i2s1_ws_active";
|
|
lpi_i2s1_ws_sleep = "/fragment@163/__overlay__/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
|
|
lpi_i2s1_sck_active = "/fragment@163/__overlay__/lpi_i2s1_sck/lpi_i2s1_sck_active";
|
|
lpi_i2s1_sck_sleep = "/fragment@163/__overlay__/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
|
|
quat_mi2s_sd3_active = "/fragment@163/__overlay__/quat_mi2s_sd3/quat_mi2s_sd3_active";
|
|
quat_mi2s_sd3_sleep = "/fragment@163/__overlay__/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
|
|
quat_mi2s_sd2_active = "/fragment@163/__overlay__/quat_mi2s_sd2/quat_mi2s_sd2_active";
|
|
quat_mi2s_sd2_sleep = "/fragment@163/__overlay__/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
|
|
quat_mi2s_sd1_active = "/fragment@163/__overlay__/quat_mi2s_sd1/quat_mi2s_sd1_active";
|
|
quat_mi2s_sd1_sleep = "/fragment@163/__overlay__/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
|
|
quat_mi2s_sd0_active = "/fragment@163/__overlay__/quat_mi2s_sd0/quat_mi2s_sd0_active";
|
|
quat_mi2s_sd0_sleep = "/fragment@163/__overlay__/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
|
|
quat_mi2s_ws_active = "/fragment@163/__overlay__/quat_mi2s_ws/quat_mi2s_ws_active";
|
|
quat_mi2s_ws_sleep = "/fragment@163/__overlay__/quat_mi2s_ws/quat_mi2s_ws_sleep";
|
|
quat_mi2s_sck_active = "/fragment@163/__overlay__/quat_mi2s_sck/quat_mi2s_sck_active";
|
|
quat_mi2s_sck_sleep = "/fragment@163/__overlay__/quat_mi2s_sck/quat_mi2s_sck_sleep";
|
|
smd = "/fragment@smd/__overlay__/samsung_mobile_device";
|
|
max77775_charger = "/fragment@smd/__overlay__/samsung_mobile_device/max77775-charger";
|
|
sec_battery = "/fragment@smd/__overlay__/samsung_mobile_device/battery";
|
|
vib_info = "/fragment@smd/__overlay__/samsung_mobile_device/vibrator_info";
|
|
usb_vendor_notify = "/fragment@smd/__overlay__/samsung_mobile_device/usb_vendor_notify";
|
|
usb_vendor_receiver = "/fragment@smd/__overlay__/samsung_mobile_device/usb_vendor_receiver";
|
|
max77775_fuelgauge = "/fragment@smd/__overlay__/samsung_mobile_device/max77775-fuelgauge";
|
|
hall_ic = "/fragment@smd/__overlay__/samsung_mobile_device/hall_ic";
|
|
hall = "/fragment@smd/__overlay__/samsung_mobile_device/hall_ic/hall";
|
|
fixed_regulator0 = "/fragment@smd/__overlay__/samsung_mobile_device/fixed_regulator@0";
|
|
sec_ap_thermistor = "/fragment@smd/__overlay__/samsung_mobile_device/sec_thermistor@0";
|
|
sec_pa_thermistor = "/fragment@smd/__overlay__/samsung_mobile_device/sec_thermistor@3";
|
|
sec_cf_thermistor = "/fragment@smd/__overlay__/samsung_mobile_device/sec_thermistor@1";
|
|
sec_wf_thermistor = "/fragment@smd/__overlay__/samsung_mobile_device/sec_thermistor@2";
|
|
sec_battery_cable = "/fragment@smd/__overlay__/samsung_mobile_device/cable-info";
|
|
sec_battery_wireless_power_info = "/fragment@smd/__overlay__/samsung_mobile_device/wireless-power-info";
|
|
sb_tx = "/fragment@smd/__overlay__/samsung_mobile_device/sb-tx";
|
|
cflm = "/fragment@smd/__overlay__/samsung_mobile_device/cpufreq_limit";
|
|
pm8010_m = "/fragment@0/__overlay__/qcom,pm8010@c";
|
|
pm8010m_tz = "/fragment@0/__overlay__/qcom,pm8010@c/pm8010m-temp-alarm@2400";
|
|
pm8010_n = "/fragment@0/__overlay__/qcom,pm8010@d";
|
|
pm8010n_tz = "/fragment@0/__overlay__/qcom,pm8010@d/pm8010n-temp-alarm@2400";
|
|
pm8550_tz = "/fragment@2/__overlay__/qcom,pm8550@1/pm8550-temp-alarm@a00";
|
|
pm8550_gpios = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800";
|
|
key_vol_up_default = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800/key_vol_up/key_vol_up_default";
|
|
sd_card_det_default = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800/sd_card_det/sd_card_det_default";
|
|
display_panel_avdd_default = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800/display_panel_avdd_default";
|
|
pm8550_gpio3_adc_default = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800/gpio3_adc/pm8550_gpio3_adc_default";
|
|
nu_det_default = "/fragment@2/__overlay__/qcom,pm8550@1/pinctrl@8800/nu_det_default";
|
|
pm8550_pwm_1 = "/fragment@2/__overlay__/qcom,pm8550@1/pwms@e800";
|
|
pm8550_pwm_2 = "/fragment@2/__overlay__/qcom,pm8550@1/pwms@eb00";
|
|
pm8550_rgb = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,leds@ef00";
|
|
pm8550_bcl = "/fragment@2/__overlay__/qcom,pm8550@1/bcl@4700";
|
|
pm8550_flash = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00";
|
|
pm8550_flash0 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,flash_0";
|
|
pm8550_flash1 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,flash_1";
|
|
pm8550_flash2 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,flash_2";
|
|
pm8550_flash3 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,flash_3";
|
|
pm8550_torch0 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,torch_0";
|
|
pm8550_torch1 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,torch_1";
|
|
pm8550_torch2 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,torch_2";
|
|
pm8550_torch3 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,torch_3";
|
|
pm8550_switch0 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,led_switch_0";
|
|
pm8550_switch1 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,led_switch_1";
|
|
pm8550_switch2 = "/fragment@2/__overlay__/qcom,pm8550@1/qcom,flash_led@ee00/qcom,led_switch_2";
|
|
pm8550_temp_alarm = "/fragment@3/__overlay__/pm8550_tz";
|
|
pm8550_trip0 = "/fragment@3/__overlay__/pm8550_tz/trips/trip0";
|
|
pm8550_trip1 = "/fragment@3/__overlay__/pm8550_tz/trips/trip1";
|
|
pm8550_trip2 = "/fragment@3/__overlay__/pm8550_tz/trips/trip2";
|
|
bcl_lvl0 = "/fragment@3/__overlay__/pm8550-bcl-lvl0/trips/bcl-lvl0";
|
|
bcl_lvl1 = "/fragment@3/__overlay__/pm8550-bcl-lvl1/trips/bcl-lvl1";
|
|
bcl_lvl2 = "/fragment@3/__overlay__/pm8550-bcl-lvl2/trips/bcl-lvl2";
|
|
pm8550b_tz = "/fragment@4/__overlay__/qcom,pm8550b@7/pm8550b-temp-alarm@a00";
|
|
pm8550b_lite_tz = "/fragment@4/__overlay__/qcom,pm8550b@7/pm8550b-temp-alarm-lite@c00";
|
|
pm8550b_gpios = "/fragment@4/__overlay__/qcom,pm8550b@7/pinctrl@8800";
|
|
pm8550b_haptics = "/fragment@4/__overlay__/qcom,pm8550b@7/qcom,hv-haptics@f000";
|
|
hap_swr_slave_reg = "/fragment@4/__overlay__/qcom,pm8550b@7/qcom,hv-haptics@f000/qcom,hap-swr-slave-reg";
|
|
pm8550b_bcl = "/fragment@4/__overlay__/qcom,pm8550b@7/bcl@4700";
|
|
bcl_soc = "/fragment@4/__overlay__/qcom,pm8550b@7/bcl-soc";
|
|
pm8550b_eusb2_repeater = "/fragment@4/__overlay__/qcom,pm8550b@7/qcom,eusb2-repeater@fd00";
|
|
pm8550b_temp_alarm = "/fragment@5/__overlay__/pm8550b_tz";
|
|
pm8550b_trip0 = "/fragment@5/__overlay__/pm8550b_tz/trips/trip0";
|
|
pm8550b_trip1 = "/fragment@5/__overlay__/pm8550b_tz/trips/trip1";
|
|
pm8550b_trip2 = "/fragment@5/__overlay__/pm8550b_tz/trips/trip2";
|
|
pm8550b_lite_temp_alarm = "/fragment@5/__overlay__/pm8550b_lite_tz";
|
|
ibat_lvl0 = "/fragment@5/__overlay__/pm8550b-ibat-lvl0/trips/ibat-lvl0";
|
|
ibat_lvl1 = "/fragment@5/__overlay__/pm8550b-ibat-lvl1/trips/ibat-lvl1";
|
|
b_bcl_lvl0 = "/fragment@5/__overlay__/pm8550b-bcl-lvl0/trips/b-bcl-lvl0";
|
|
b_bcl_lvl1 = "/fragment@5/__overlay__/pm8550b-bcl-lvl1/trips/b-bcl-lvl1";
|
|
b_bcl_lvl2 = "/fragment@5/__overlay__/pm8550b-bcl-lvl2/trips/b-bcl-lvl2";
|
|
socd_trip = "/fragment@5/__overlay__/socd/trips/socd-trip";
|
|
pm8550ve = "/fragment@6/__overlay__/qcom,pm8550ve@8";
|
|
pm8550ve_tz = "/fragment@6/__overlay__/qcom,pm8550ve@8/pm8550ve-temp-alarm@a00";
|
|
pm8550ve_gpios = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800";
|
|
nu_pdrc_default = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/nu_pdrc_default";
|
|
tele5x_af_ois_3p0_en_active = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_af_ois_3p0_en_active";
|
|
tele5x_af_ois_3p0_en_suspend = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_af_ois_3p0_en_suspend";
|
|
tele5x_ldo_en_active = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_ldo_en_active";
|
|
tele5x_ldo_en_suspend = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_ldo_en_suspend";
|
|
tele5x_io_ldo_en_active = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_io_ldo_en_active";
|
|
tele5x_io_ldo_en_suspend = "/fragment@6/__overlay__/qcom,pm8550ve@8/pinctrl@8800/tele5x_io_ldo_en_suspend";
|
|
pm8550ve_temp_alarm = "/fragment@7/__overlay__/pm8550ve_tz";
|
|
pm8550ve_trip0 = "/fragment@7/__overlay__/pm8550ve_tz/trips/trip0";
|
|
pm8550ve_trip1 = "/fragment@7/__overlay__/pm8550ve_tz/trips/trip1";
|
|
pm8550ve_trip2 = "/fragment@7/__overlay__/pm8550ve_tz/trips/trip2";
|
|
pm8550vs_c = "/fragment@8/__overlay__/qcom,pm8550vs@2";
|
|
pm8550vs_c_tz = "/fragment@8/__overlay__/qcom,pm8550vs@2/pm8550vs-c-temp-alarm@a00";
|
|
pm8550vs_c_gpios = "/fragment@8/__overlay__/qcom,pm8550vs@2/pinctrl@8800";
|
|
eusb2_reset_ctrl_default = "/fragment@8/__overlay__/qcom,pm8550vs@2/pinctrl@8800/eusb2_reset_ctrl/eusb2_reset_ctrl_default";
|
|
pm8550vs_d = "/fragment@8/__overlay__/qcom,pm8550vs@3";
|
|
pm8550vs_d_tz = "/fragment@8/__overlay__/qcom,pm8550vs@3/pm8550vs-d-temp-alarm@a00";
|
|
pm8550vs_d_gpios = "/fragment@8/__overlay__/qcom,pm8550vs@3/pinctrl@8800";
|
|
pm8550vs_e = "/fragment@8/__overlay__/qcom,pm8550vs@4";
|
|
pm8550vs_e_tz = "/fragment@8/__overlay__/qcom,pm8550vs@4/pm8550vs-e-temp-alarm@a00";
|
|
pm8550vs_e_gpios = "/fragment@8/__overlay__/qcom,pm8550vs@4/pinctrl@8800";
|
|
pm8550vs_g = "/fragment@8/__overlay__/qcom,pm8550vs@6";
|
|
pm8550vs_g_tz = "/fragment@8/__overlay__/qcom,pm8550vs@6/pm8550vs-g-temp-alarm@a00";
|
|
pm8550vs_g_gpios = "/fragment@8/__overlay__/qcom,pm8550vs@6/pinctrl@8800";
|
|
pm8550vs_c_temp_alarm = "/fragment@9/__overlay__/pm8550vs_c_tz";
|
|
pm8550vs_c_trip0 = "/fragment@9/__overlay__/pm8550vs_c_tz/trips/trip0";
|
|
pm8550vs_c_trip1 = "/fragment@9/__overlay__/pm8550vs_c_tz/trips/trip1";
|
|
pm8550vs_c_trip2 = "/fragment@9/__overlay__/pm8550vs_c_tz/trips/trip2";
|
|
pm8550vs_d_temp_alarm = "/fragment@9/__overlay__/pm8550vs_d_tz";
|
|
pm8550vs_d_trip0 = "/fragment@9/__overlay__/pm8550vs_d_tz/trips/trip0";
|
|
pm8550vs_d_trip1 = "/fragment@9/__overlay__/pm8550vs_d_tz/trips/trip1";
|
|
pm8550vs_d_trip2 = "/fragment@9/__overlay__/pm8550vs_d_tz/trips/trip2";
|
|
pm8550vs_e_temp_alarm = "/fragment@9/__overlay__/pm8550vs_e_tz";
|
|
pm8550vs_e_trip0 = "/fragment@9/__overlay__/pm8550vs_e_tz/trips/trip0";
|
|
pm8550vs_e_trip1 = "/fragment@9/__overlay__/pm8550vs_e_tz/trips/trip1";
|
|
pm8550vs_e_trip2 = "/fragment@9/__overlay__/pm8550vs_e_tz/trips/trip2";
|
|
pm8550vs_g_temp_alarm = "/fragment@9/__overlay__/pm8550vs_g_tz";
|
|
pm8550vs_g_trip0 = "/fragment@9/__overlay__/pm8550vs_g_tz/trips/trip0";
|
|
pm8550vs_g_trip1 = "/fragment@9/__overlay__/pm8550vs_g_tz/trips/trip1";
|
|
pm8550vs_g_trip2 = "/fragment@9/__overlay__/pm8550vs_g_tz/trips/trip2";
|
|
pmk8550_sdam_1 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7000";
|
|
smb1510_present = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7000/smb1510_present@5d";
|
|
ocp_log = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7000/ocp-log@76";
|
|
pmk8550_sdam_2 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7100";
|
|
restart_reason = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7100/restart@48";
|
|
wr_thermal_flag = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7100/wr_thermal-flag@58";
|
|
alarm_log = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7100/alarm-log@76";
|
|
pon_reason = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7100/pon_reason@69";
|
|
pmk8550_sdam_5 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7400";
|
|
pmk8550_sdam_6 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7500";
|
|
pmk8550_sdam_13 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7c00";
|
|
pmk8550_sdam_14 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@7d00";
|
|
pmk8550_sdam_21 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@8400";
|
|
pmk8550_sdam_22 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@8500";
|
|
pmk8550_sdam_41 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@9800";
|
|
pmk8550_sdam_43 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@9a00";
|
|
ibb_spur_sqm_timer = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@9a00/sqm-timer@b8";
|
|
pmk8550_sdam_46 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@9d00";
|
|
pmk8550_sdam_71 = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@b600";
|
|
usb_mode = "/fragment@10/__overlay__/qcom,pmk8550@0/sdam@b600/usb-mode@50";
|
|
pmk8550_gpios = "/fragment@10/__overlay__/qcom,pmk8550@0/pinctrl@b800";
|
|
alt_sleep_clk_default = "/fragment@10/__overlay__/qcom,pmk8550@0/pinctrl@b800/alt_sleep_clk/alt_sleep_clk_default";
|
|
wpc_thm_default = "/fragment@10/__overlay__/qcom,pmk8550@0/pinctrl@b800/wpc_thm/wpc_thm_default";
|
|
chg_thm_default = "/fragment@10/__overlay__/qcom,pmk8550@0/pinctrl@b800/chg_thm/chg_thm_default";
|
|
pmk8550_gpio5_adc_default = "/fragment@10/__overlay__/qcom,pmk8550@0/pinctrl@b800/gpio5_adc/pmk8550_gpio5_adc_default";
|
|
pmk8550_pwm_1 = "/fragment@10/__overlay__/qcom,pmk8550@0/qcom,pwms@e800";
|
|
pmk8550_pwm_2 = "/fragment@10/__overlay__/qcom,pmk8550@0/qcom,pwms@e900";
|
|
pmk8550_rtc = "/fragment@10/__overlay__/qcom,pmk8550@0/rtc@6100";
|
|
pmk8550_vadc = "/fragment@10/__overlay__/qcom,pmk8550@0/vadc@9000";
|
|
pmr735d_tz = "/fragment@11/__overlay__/qcom,pmr735d@a/pmr735d-temp-alarm@a00";
|
|
pmr735d_gpios = "/fragment@11/__overlay__/qcom,pmr735d@a/pinctrl@8800";
|
|
pmr735d_temp_alarm = "/fragment@12/__overlay__/pmr735d_tz";
|
|
pmr735d_trip0 = "/fragment@12/__overlay__/pmr735d_tz/trips/trip0";
|
|
pmr735d_trip1 = "/fragment@12/__overlay__/pmr735d_tz/trips/trip1";
|
|
pmr735d_trip2 = "/fragment@12/__overlay__/pmr735d_tz/trips/trip2";
|
|
gpu_dump_skip_cdev = "/fragment@13/__overlay__/qcom,gpu-dump-skip-cdev";
|
|
skin_msm_config0 = "/fragment@14/__overlay__/skin-msm-therm/trips/skin-msm-config0";
|
|
xo_config0 = "/fragment@14/__overlay__/xo-therm/trips/xo-config0";
|
|
xo_config1 = "/fragment@14/__overlay__/xo-therm/trips/xo-config1";
|
|
display_test_config1 = "/fragment@14/__overlay__/xo-therm/trips/display-test-config1";
|
|
display_test_config2 = "/fragment@14/__overlay__/xo-therm/trips/display-test-config2";
|
|
display_test_config3 = "/fragment@14/__overlay__/xo-therm/trips/display-test-config3";
|
|
display_test_config4 = "/fragment@14/__overlay__/xo-therm/trips/display-test-config4";
|
|
regulator_ocp_notifier = "/fragment@15/__overlay__/regulator-ocp-notifier";
|
|
usb_port0 = "/fragment@25/__overlay__/port/endpoint";
|
|
usb_port0_connector = "/fragment@26/__overlay__/connector/port/endpoint";
|
|
mdss_mdp = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000";
|
|
dsi_sharp_4k_dsc_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_4k_dsc_cmd";
|
|
dsi_sharp_4k_dsc_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_4k_dsc_video";
|
|
dsi_sharp_qhd_plus_dsc_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd";
|
|
dsi_sharp_qhd_plus_dsc_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_qhd_plus_dsc_video";
|
|
dsi_sharp_qsync_wqhd_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_qsync_wqhd_cmd";
|
|
dsi_sharp_qsync_wqhd_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_qsync_wqhd_video";
|
|
dsi_sharp_1080_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sharp_1080p_cmd";
|
|
dsi_dual_nt35597_truly_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt35597_truly_wqxga_cmd";
|
|
dsi_dual_nt35597_truly_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt35597_wqxga_video_truly";
|
|
dsi_nt35695b_truly_fhd_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt35695b_truly_fhd_cmd";
|
|
dsi_r66451_amoled_144hz_cmd_cphy = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd";
|
|
dsi_r66451_amoled_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_visionox_r66451_fhd_plus_video";
|
|
dsi_r66451_amoled_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd";
|
|
dsi_r66451_amoled_144hz_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd";
|
|
dsi_r66451_amoled_144hz_video_cphy = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid";
|
|
dsi_r66451_amoled_120hz_cmd_cphy = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd";
|
|
dsi_r66451_amoled_sync_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_visionox_r66451_fhd_plus_sync_cmd";
|
|
dsi_r66451_amoled_90hz_cmd_cphy_nodsc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_cmd";
|
|
dsi_ext_bridge_1080p = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_ext_bridge_1080p";
|
|
dsi_sim_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_cmd";
|
|
dsi_sim_vid = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_video";
|
|
dsi_sim_dsc_375_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_dsc_375_cmd";
|
|
dsi_sim_dsc_10b_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_dsc_10b_cmd";
|
|
dsi_dual_sim_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_dual_sim_cmd";
|
|
dsi_dual_sim_vid = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_dual_sim_video";
|
|
dsi_dual_sim_dsc_375_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_dual_sim_dsc_375_cmd";
|
|
dsi_sim_sec_hd_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_sec_hd_cmd";
|
|
dsi_sim_panel_au = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_cmd_sim_panel_au";
|
|
dsi_dual_nt35597_truly_sl_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt35597_truly_sl_wqxga_cmd";
|
|
dsi_r66451_amoled_90hz_video_cphy_nodsc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_video";
|
|
dsi_nt35695b_truly_fhd_sl_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt35695b_truly_fhd_sl_cmd";
|
|
dsi_vtdr6130_amoled_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_fhd_plus_cmd";
|
|
dsi_vtdr6130_amoled_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_fhd_plus_vid";
|
|
dsi_vtdr6130_amoled_120hz_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_cmd";
|
|
dsi_vtdr6130_amoled_120hz_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_vid";
|
|
dsi_vtdr6130_amoled_qsync_144hz_cmd = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_cmd";
|
|
dsi_vtdr6130_amoled_qsync_144hz_video = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_vtdr6130_qsync_fhd_plus_144hz_video";
|
|
ss_dsi_panel_PBA_BOOTING_FHD = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/ss_dsi_panel_PBA_BOOTING_FHD";
|
|
E3_S6E3HAE_AMB681AZ01 = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01";
|
|
mdss_dsi0 = "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000";
|
|
mdss_dsi1 = "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000";
|
|
mdss_dsi_phy0 = "/fragment@29/__overlay__/qcom,mdss_dsi_phy0@ae95500";
|
|
mdss_dsi_phy1 = "/fragment@29/__overlay__/qcom,mdss_dsi_phy1@ae97500";
|
|
dsi_pll_codes_data = "/fragment@29/__overlay__/dsi_pll_codes";
|
|
ext_disp = "/fragment@30/__overlay__/qcom,msm-ext-disp";
|
|
ext_disp_audio_codec = "/fragment@30/__overlay__/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
|
|
qcom_msmhdcp = "/fragment@30/__overlay__/qcom,msm_hdcp";
|
|
sde_dp = "/fragment@30/__overlay__/qcom,dp_display@ae154000";
|
|
sde_rscc = "/fragment@30/__overlay__/qcom,sde_rscc@af20000";
|
|
smmu_sde_unsec = "/fragment@30/__overlay__/qcom,smmu_sde_unsec_cb";
|
|
smmu_sde_sec = "/fragment@30/__overlay__/qcom,smmu_sde_sec_cb";
|
|
pmx_sde = "/fragment@32/__overlay__/pmx_sde";
|
|
sde_dsi_active = "/fragment@32/__overlay__/pmx_sde/sde_dsi_active";
|
|
sde_dsi_suspend = "/fragment@32/__overlay__/pmx_sde/sde_dsi_suspend";
|
|
sde_dsi1_active = "/fragment@32/__overlay__/pmx_sde/sde_dsi1_active";
|
|
sde_dsi1_suspend = "/fragment@32/__overlay__/pmx_sde/sde_dsi1_suspend";
|
|
pmx_sde_te = "/fragment@32/__overlay__/pmx_sde_te";
|
|
sde_te_active = "/fragment@32/__overlay__/pmx_sde_te/sde_te_active";
|
|
sde_te_suspend = "/fragment@32/__overlay__/pmx_sde_te/sde_te_suspend";
|
|
sde_te1_active = "/fragment@32/__overlay__/pmx_sde_te/sde_te1_active";
|
|
sde_te1_suspend = "/fragment@32/__overlay__/pmx_sde_te/sde_te1_suspend";
|
|
dsi_panel_pwr_supply_sim = "/fragment@33/__overlay__/dsi_panel_pwr_supply_sim";
|
|
dsi_panel_pwr_supply = "/fragment@33/__overlay__/dsi_panel_pwr_supply";
|
|
dsi_panel_pwr_supply_avdd = "/fragment@33/__overlay__/dsi_panel_pwr_supply_avdd";
|
|
sde_dsi = "/fragment@33/__overlay__/qcom,dsi-display-primary";
|
|
sde_dsi1 = "/fragment@33/__overlay__/qcom,dsi-display-secondary";
|
|
sde_wb1 = "/fragment@34/__overlay__/qcom,wb-display@1";
|
|
sde_wb2 = "/fragment@34/__overlay__/qcom,wb-display@2";
|
|
display_panel_avdd = "/fragment@34/__overlay__/display_gpio_regulator@1";
|
|
disp_rdump_memory = "/fragment@34/__overlay__/disp_rdump_region@d5100000";
|
|
splash_memory = "/fragment@35/__overlay__/splash_region";
|
|
demura_memory_0 = "/fragment@35/__overlay__/demura_region_0";
|
|
demura_memory_1 = "/fragment@35/__overlay__/demura_region_1";
|
|
gpio_i2c_0_sda_default = "/fragment@36/__overlay__/gpio_i2c_0_sda/gpio_i2c_0_sda_default";
|
|
gpio_i2c_0_scl_default = "/fragment@37/__overlay__/gpio_i2c_0_scl/gpio_i2c_0_scl_default";
|
|
sw_i2c0 = "/fragment@model/__overlay__/i2c@50";
|
|
s2dos05_buck1 = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-buck1";
|
|
s2dos05_l1 = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-ldo1";
|
|
s2dos05_l2 = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-ldo2";
|
|
s2dos05_l3 = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-ldo3";
|
|
s2dos05_l4 = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-ldo4";
|
|
s2dos05_elvss = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-elvss-ssd";
|
|
s2dos05_aee_fd = "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60/regulators/s2dos05-avdd-elvdd-elvss-fd";
|
|
sw_i2c1 = "/fragment@model/__overlay__/i2c@51";
|
|
s2mpb02_pmic = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59";
|
|
s2mpb02_l1 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo1";
|
|
s2mpb02_l2 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo2";
|
|
s2mpb02_l3 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo3";
|
|
s2mpb02_l4 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo4";
|
|
s2mpb02_l5 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo5";
|
|
s2mpb02_l6 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo6";
|
|
s2mpb02_l7 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo7";
|
|
s2mpb02_l8 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo8";
|
|
s2mpb02_l9 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo9";
|
|
s2mpb02_l10 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo10";
|
|
s2mpb02_l11 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo11";
|
|
s2mpb02_l12 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo12";
|
|
s2mpb02_l13 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo13";
|
|
s2mpb02_l14 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo14";
|
|
s2mpb02_l15 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo15";
|
|
s2mpb02_l16 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo16";
|
|
s2mpb02_l17 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo17";
|
|
s2mpb02_l18 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-ldo18";
|
|
s2mpb02_b1 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-buck1";
|
|
s2mpb02_b2 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-buck2";
|
|
s2mpb02_bb = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/regulators/s2mpb02-bb";
|
|
s2mpb02_leds1 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/torch/s2mpb02-leds1";
|
|
s2mpb02_leds2 = "/fragment@model/__overlay__/i2c@51/s2mpb02_pmic@59/torch/s2mpb02-leds2";
|
|
sw_i2c2 = "/fragment@model/__overlay__/i2c@52";
|
|
s2mpb03_pmic_0 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56";
|
|
s2mpb03_0_l1 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo1";
|
|
s2mpb03_0_l2 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo2";
|
|
s2mpb03_0_l3 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo3";
|
|
s2mpb03_0_l4 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo4";
|
|
s2mpb03_0_l5 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo5";
|
|
s2mpb03_0_l6 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo6";
|
|
s2mpb03_0_l7 = "/fragment@model/__overlay__/i2c@52/s2mpb03_pmic@56/regulators/s2mpb03-ldo7";
|
|
sec_pm_debug = "/fragment@model/__overlay__/sec_pm_debug";
|
|
gpio_i2c_1_sda_default = "/fragment@38/__overlay__/gpio_i2c_1_sda/gpio_i2c_1_sda_default";
|
|
gpio_i2c_1_scl_default = "/fragment@39/__overlay__/gpio_i2c_1_scl/gpio_i2c_1_scl_default";
|
|
gpio_i2c_2_sda_default = "/fragment@40/__overlay__/gpio_i2c_2_sda/gpio_i2c_2_sda_default";
|
|
gpio_i2c_2_scl_default = "/fragment@41/__overlay__/gpio_i2c_2_scl/gpio_i2c_2_scl_default";
|
|
motor_int_default = "/fragment@42/__overlay__/motor-int";
|
|
motor_rst_default = "/fragment@43/__overlay__/motor-rst";
|
|
cs40l26a = "/fragment@44/__overlay__/cs40l26a@40";
|
|
detect_conn_setting = "/fragment@45/__overlay__/detect_conn_setting";
|
|
hall_irq = "/fragment@47/__overlay__/hall_irq";
|
|
pca9481_charger = "/fragment@50/__overlay__/pca9481@57";
|
|
if_pmic_irq = "/fragment@52/__overlay__/if_pmic_irq";
|
|
max77775 = "/fragment@53/__overlay__/max77775@66";
|
|
ldo_gpio0 = "/fragment@54/__overlay__/ldo_gpio0";
|
|
als_rear_mclk_active = "/fragment@55/__overlay__/als_rear_mclk/als_rear_mclk_active";
|
|
als_rear_mclk_suspend = "/fragment@55/__overlay__/als_rear_mclk/als_rear_mclk_suspend";
|
|
epen_int_active = "/fragment@57/__overlay__/epen-int-active";
|
|
epen_pdct_active = "/fragment@58/__overlay__/epen-pdct-active";
|
|
wacom = "/fragment@59/__overlay__/wacom@56";
|
|
btp_ipc_default = "/fragment@60/__overlay__/btp_ipc_default";
|
|
btp_wuhb_default = "/fragment@61/__overlay__/btp_wuhb_default";
|
|
snvm_i2c_sda_active = "/fragment@65/__overlay__/snvm_i2c_sda_active";
|
|
snvm_i2c_scl_active = "/fragment@65/__overlay__/snvm_i2c_scl_active";
|
|
snvm_i2c_sda_sleep = "/fragment@65/__overlay__/snvm_i2c_sda_sleep";
|
|
snvm_i2c_scl_sleep = "/fragment@65/__overlay__/snvm_i2c_scl_sleep";
|
|
s2dos05_irq = "/fragment@67/__overlay__/s2dos05_irq";
|
|
nu_irq_default = "/fragment@68/__overlay__/nu_irq_default";
|
|
nu_en_default = "/fragment@69/__overlay__/nu_en_default";
|
|
nu_ping_nen_default = "/fragment@70/__overlay__/nu_ping_nen_default";
|
|
nu_pdet_b_default = "/fragment@71/__overlay__/nu_pdet_b_default";
|
|
nu1668_charger = "/fragment@72/__overlay__/nu1668-charger@41";
|
|
nfc_i2c_sda_active = "/fragment@73/__overlay__/nfc_i2c_sda_active";
|
|
nfc_i2c_scl_active = "/fragment@73/__overlay__/nfc_i2c_scl_active";
|
|
nfc_i2c_sda_sleep = "/fragment@73/__overlay__/nfc_i2c_sda_sleep";
|
|
nfc_i2c_scl_sleep = "/fragment@73/__overlay__/nfc_i2c_scl_sleep";
|
|
nfc = "/fragment@74/__overlay__/pn547@28";
|
|
ese_spi_cs_pd_gpio = "/fragment@76/__overlay__/ese_spi_cs_pd_gpio";
|
|
ese_spi_clk_pd_gpio = "/fragment@76/__overlay__/ese_spi_clk_pd_gpio";
|
|
ese_spi_mosi_pd_gpio = "/fragment@76/__overlay__/ese_spi_mosi_pd_gpio";
|
|
ese_spi_miso_pd_gpio = "/fragment@76/__overlay__/ese_spi_miso_pd_gpio";
|
|
ese_spi_cs_pu_gpio = "/fragment@76/__overlay__/ese_spi_cs_pu_gpio";
|
|
ese_spi_clk_pu_gpio = "/fragment@76/__overlay__/ese_spi_clk_pu_gpio";
|
|
ese_spi_mosi_pu_gpio = "/fragment@76/__overlay__/ese_spi_mosi_pu_gpio";
|
|
ese_spi_miso_pu_gpio = "/fragment@76/__overlay__/ese_spi_miso_pu_gpio";
|
|
ese_spi_cs_pu_func = "/fragment@76/__overlay__/ese_spi_cs_pu_func";
|
|
ese_spi_clk_pu_func = "/fragment@76/__overlay__/ese_spi_clk_pu_func";
|
|
ese_spi_mosi_pu_func = "/fragment@76/__overlay__/ese_spi_mosi_pu_func";
|
|
ese_spi_miso_pu_func = "/fragment@76/__overlay__/ese_spi_miso_pu_func";
|
|
uwb_irq = "/fragment@79/__overlay__/uwb_irq";
|
|
uwb_rstn = "/fragment@80/__overlay__/uwb_rstn";
|
|
uwb_spi_miso_sleep = "/fragment@81/__overlay__/uwb_spi_miso_sleep";
|
|
uwb_spi_mosi_sleep = "/fragment@81/__overlay__/uwb_spi_mosi_sleep";
|
|
uwb_spi_clk_sleep = "/fragment@81/__overlay__/uwb_spi_clk_sleep";
|
|
uwb_spi_cs_sleep = "/fragment@81/__overlay__/uwb_spi_cs_sleep";
|
|
uwb_spi_miso_active = "/fragment@81/__overlay__/uwb_spi_miso_active";
|
|
uwb_spi_mosi_active = "/fragment@81/__overlay__/uwb_spi_mosi_active";
|
|
uwb_spi_clk_active = "/fragment@81/__overlay__/uwb_spi_clk_active";
|
|
uwb_spi_cs_active = "/fragment@81/__overlay__/uwb_spi_cs_active";
|
|
ovp_pwr_flagb_default = "/fragment@83/__overlay__/ovp_pwr_flagb_default";
|
|
tsp_int_active = "/fragment@84/__overlay__/tsp_int_active";
|
|
tsp_int_sleep = "/fragment@84/__overlay__/tsp_int_sleep";
|
|
tsp_stm_spi = "/fragment@85/__overlay__/touchscreen@0";
|
|
spi_mosi_tsp_active = "/fragment@87/__overlay__/spi_mosi_tsp_active";
|
|
spi_mosi_tsp_sleep = "/fragment@87/__overlay__/spi_mosi_tsp_sleep";
|
|
spi_miso_tsp_active = "/fragment@87/__overlay__/spi_miso_tsp_active";
|
|
spi_miso_tsp_sleep = "/fragment@87/__overlay__/spi_miso_tsp_sleep";
|
|
spi_clk_tsp_active = "/fragment@87/__overlay__/spi_clk_tsp_active";
|
|
spi_clk_tsp_sleep = "/fragment@87/__overlay__/spi_clk_tsp_sleep";
|
|
laf_int_pins = "/fragment@90/__overlay__/laf_int_pins";
|
|
laf_int_active = "/fragment@90/__overlay__/laf_int_pins/laf_int_active";
|
|
laf_int_suspend = "/fragment@90/__overlay__/laf_int_pins/laf_int_suspend";
|
|
qupv3_se2_spi_pins = "/fragment@90/__overlay__/qupv3_se2_spi_pins";
|
|
spi_laf_miso_active = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_miso_active";
|
|
spi_laf_mosi_active = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_mosi_active";
|
|
spi_laf_clk_active = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_clk_active";
|
|
spi_laf_cs_active = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_cs_active";
|
|
spi_laf_miso_sleep = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_miso_sleep";
|
|
spi_laf_mosi_sleep = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_mosi_sleep";
|
|
spi_laf_clk_sleep = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_clk_sleep";
|
|
spi_laf_cs_sleep = "/fragment@90/__overlay__/qupv3_se2_spi_pins/spi_laf_cs_sleep";
|
|
vl53l8 = "/fragment@92/__overlay__/vl53l8-spi@0";
|
|
panel_e3_az01_te_active = "/fragment@94/__overlay__/panel_e3_az01_te_active";
|
|
panel_e3_az01_te_suspend = "/fragment@94/__overlay__/panel_e3_az01_te_suspend";
|
|
panel_e3_az01_reset_active = "/fragment@95/__overlay__/panel_e3_az01_reset_active";
|
|
panel_e3_az01_reset_suspend = "/fragment@95/__overlay__/panel_e3_az01_reset_suspend";
|
|
panel_e3_az01_ubcon_active = "/fragment@96/__overlay__/panel_e3_az01_ubcon_active";
|
|
panel_e3_az01_ubcon_suspend = "/fragment@96/__overlay__/panel_e3_az01_ubcon_suspend";
|
|
panel_e3_az01_esd_1_active = "/fragment@97/__overlay__/panel_e3_az01_esd_1_active";
|
|
panel_e3_az01_esd_1_suspend = "/fragment@97/__overlay__/panel_e3_az01_esd_1_suspend";
|
|
self_display_dtsi = "/fragment@98/__overlay__/self_display_dtsi";
|
|
ss_mafpc_dtsi = "/fragment@99/__overlay__/ss_mafpc_dtsi";
|
|
sec_param = "/fragment@100/__overlay__/samsung,param";
|
|
sec_qcom_param = "/fragment@100/__overlay__/samsung,qcom-param";
|
|
sec_reloc_gpio = "/fragment@100/__overlay__/samsung,reloc_gpio";
|
|
BOB2 = "/fragment@102/__overlay__/rpmh-regulator-bobb2/regulator-pm-humu-bob2";
|
|
pm_humu_bob2 = "/fragment@102/__overlay__/rpmh-regulator-bobb2/regulator-pm-humu-bob2";
|
|
sec_debug_region_pool = "/fragment@103/__overlay__/sec_debug_region_pool@880100000";
|
|
sec_rst_ex_info_region = "/fragment@103/__overlay__/sec_rst_ex_info_region@8801FF000";
|
|
sec_log_buf_region = "/fragment@103/__overlay__/sec_log_buf_region@880200000";
|
|
sec_debug_bl_region = "/fragment@103/__overlay__/sec_debug_bl_region@880400000";
|
|
sec_pmsg_region = "/fragment@103/__overlay__/sec_pmsg_region@880900000";
|
|
google_debug_kinfo_region = "/fragment@103/__overlay__/google_debug_kinfo_region@880B00000";
|
|
sec_rdx_bootdev_region = "/fragment@103/__overlay__/sec_rdx_bootdev_region@880C00000";
|
|
sec_xbl_ramdump_mem = "/fragment@103/__overlay__/sec_xbl_ramdump@A7D00000";
|
|
google_debug_kinfo = "/fragment@106/__overlay__/google,debug-kinfo";
|
|
sec_debug = "/fragment@107/__overlay__/samsung,sec_debug";
|
|
sec_debug_region = "/fragment@107/__overlay__/samsung,debug_region";
|
|
sec_vh_ipi_stop = "/fragment@107/__overlay__/samsung,ap_context-sec_vh_ipi_stop";
|
|
sec_qcom_sched_log = "/fragment@107/__overlay__/samsung,qcom-sched_log";
|
|
sec_qcom_irq_log = "/fragment@107/__overlay__/samsung,qcom-irq_log";
|
|
sec_qcom_irq_exit_log = "/fragment@107/__overlay__/samsung,qcom-irq_exit_log";
|
|
sec_qcom_msg_log = "/fragment@107/__overlay__/samsung,qcom-msg_log";
|
|
sec_fsimd_debug = "/fragment@107/__overlay__/samsung,fsimd_debug";
|
|
sec_reboot_cmd = "/fragment@107/__overlay__/samsung,reboot_cmd";
|
|
sec_qcom_reboot_cmd = "/fragment@107/__overlay__/samsung,qcom-reboot_cmd";
|
|
sec_upload_cause = "/fragment@107/__overlay__/samsung,upload_cause";
|
|
sec_qc_upload_cause = "/fragment@107/__overlay__/samsung,qcom-upload_cause";
|
|
sec_log_buf = "/fragment@107/__overlay__/samsung,kernel_log_buf";
|
|
sec_crashkey = "/fragment@107/__overlay__/samsung,crashkey";
|
|
sec_crashkey_user = "/fragment@107/__overlay__/samsung,crashkey-user";
|
|
sec_crashkey_long = "/fragment@107/__overlay__/samsung,crashkey-long";
|
|
sec_boot_stat = "/fragment@107/__overlay__/samsung,boot_stat";
|
|
sec_pmsg = "/fragment@107/__overlay__/samsung,pstore_pmsg";
|
|
sec_qcom_wdt_core = "/fragment@107/__overlay__/samsung,qcom-wdt_core";
|
|
sec_qcom_reboot_reason = "/fragment@107/__overlay__/samsung,qcom-qcom_reboot_reason";
|
|
sec_qcom_debug_partition = "/fragment@107/__overlay__/samsung,qcom-debug_partition";
|
|
sec_qcom_summary = "/fragment@107/__overlay__/samsung,qcom-summary";
|
|
sec_qcom_debug = "/fragment@107/__overlay__/samsung,qcom-debug";
|
|
sec_qcom_user_reset = "/fragment@107/__overlay__/samsung,qcom-user_reset";
|
|
sec_qcom_smem = "/fragment@107/__overlay__/samsung,qcom-smem";
|
|
sec_qcom_hw_param = "/fragment@107/__overlay__/samsung,qcom-hw_param";
|
|
sec_qcom_rst_exinfo = "/fragment@107/__overlay__/samsung,qcom-rst_exinfo";
|
|
sec_qcom_soc_id = "/fragment@107/__overlay__/samsung,qcom-soc_id";
|
|
sec_rdx_bootdev = "/fragment@107/__overlay__/samsung,rdx_bootdev";
|
|
sec_arm64_debug = "/fragment@107/__overlay__/samsung,arm64-debug";
|
|
hdm_region = "/fragment@110/__overlay__/hdm_region@880B01000";
|
|
qupv3_se15_2hsuart_pins = "/fragment@117/__overlay__/qupv3_se15_2hsuart_pins";
|
|
qupv3_se15_2uart_tx_active = "/fragment@117/__overlay__/qupv3_se15_2hsuart_pins/qupv3_se15_2uart_tx_active";
|
|
qupv3_se15_2uart_rx_active = "/fragment@117/__overlay__/qupv3_se15_2hsuart_pins/qupv3_se15_2uart_rx_active";
|
|
qupv3_se15_2uart_tx_sleep = "/fragment@117/__overlay__/qupv3_se15_2hsuart_pins/qupv3_se15_2uart_tx_sleep";
|
|
qupv3_se15_2uart_rx_sleep = "/fragment@117/__overlay__/qupv3_se15_2hsuart_pins/qupv3_se15_2uart_rx_sleep";
|
|
rbin = "/fragment@119/__overlay__/rbin";
|
|
cci_i2c_sda0_active = "/fragment@126/__overlay__/cci_i2c_sda0_active";
|
|
cci_i2c_sda0_suspend = "/fragment@126/__overlay__/cci_i2c_sda0_suspend";
|
|
cci_i2c_scl0_active = "/fragment@126/__overlay__/cci_i2c_scl0_active";
|
|
cci_i2c_scl0_suspend = "/fragment@126/__overlay__/cci_i2c_scl0_suspend";
|
|
cci_i2c_sda1_active = "/fragment@126/__overlay__/cci_i2c_sda1_active";
|
|
cci_i2c_sda1_suspend = "/fragment@126/__overlay__/cci_i2c_sda1_suspend";
|
|
cci_i2c_scl1_active = "/fragment@126/__overlay__/cci_i2c_scl1_active";
|
|
cci_i2c_scl1_suspend = "/fragment@126/__overlay__/cci_i2c_scl1_suspend";
|
|
cci_i2c_sda2_active = "/fragment@126/__overlay__/cci_i2c_sda2_active";
|
|
cci_i2c_sda2_suspend = "/fragment@126/__overlay__/cci_i2c_sda2_suspend";
|
|
cci_i2c_scl2_active = "/fragment@126/__overlay__/cci_i2c_scl2_active";
|
|
cci_i2c_scl2_suspend = "/fragment@126/__overlay__/cci_i2c_scl2_suspend";
|
|
cci_i2c_sda3_active = "/fragment@126/__overlay__/cci_i2c_sda3_active";
|
|
cci_i2c_sda3_suspend = "/fragment@126/__overlay__/cci_i2c_sda3_suspend";
|
|
cci_i2c_scl3_active = "/fragment@126/__overlay__/cci_i2c_scl3_active";
|
|
cci_i2c_scl3_suspend = "/fragment@126/__overlay__/cci_i2c_scl3_suspend";
|
|
cci_i2c_sda4_active = "/fragment@126/__overlay__/cci_i2c_sda4_active";
|
|
cci_i2c_sda4_suspend = "/fragment@126/__overlay__/cci_i2c_sda4_suspend";
|
|
cci_i2c_scl4_active = "/fragment@126/__overlay__/cci_i2c_scl4_active";
|
|
cci_i2c_scl4_suspend = "/fragment@126/__overlay__/cci_i2c_scl4_suspend";
|
|
cci_i2c_sda5_active = "/fragment@126/__overlay__/cci_i2c_sda5_active";
|
|
cci_i2c_sda5_suspend = "/fragment@126/__overlay__/cci_i2c_sda5_suspend";
|
|
cci_i2c_scl5_active = "/fragment@126/__overlay__/cci_i2c_scl5_active";
|
|
cci_i2c_scl5_suspend = "/fragment@126/__overlay__/cci_i2c_scl5_suspend";
|
|
cam_sensor_mclk0_active = "/fragment@126/__overlay__/cam_sensor_mclk0_active";
|
|
cam_sensor_mclk0_suspend = "/fragment@126/__overlay__/cam_sensor_mclk0_suspend";
|
|
cam_sensor_mclk1_active = "/fragment@126/__overlay__/cam_sensor_mclk1_active";
|
|
cam_sensor_mclk1_suspend = "/fragment@126/__overlay__/cam_sensor_mclk1_suspend";
|
|
cam_sensor_mclk2_active = "/fragment@126/__overlay__/cam_sensor_mclk2_active";
|
|
cam_sensor_mclk2_suspend = "/fragment@126/__overlay__/cam_sensor_mclk2_suspend";
|
|
cam_sensor_mclk3_active = "/fragment@126/__overlay__/cam_sensor_mclk3_active";
|
|
cam_sensor_mclk3_suspend = "/fragment@126/__overlay__/cam_sensor_mclk3_suspend";
|
|
cam_sensor_mclk4_active = "/fragment@126/__overlay__/cam_sensor_mclk4_active";
|
|
cam_sensor_mclk4_suspend = "/fragment@126/__overlay__/cam_sensor_mclk4_suspend";
|
|
cam_sensor_mclk5_active = "/fragment@126/__overlay__/cam_sensor_mclk5_active";
|
|
cam_sensor_mclk5_suspend = "/fragment@126/__overlay__/cam_sensor_mclk5_suspend";
|
|
cam_sensor_mclk6_active = "/fragment@126/__overlay__/cam_sensor_mclk6_active";
|
|
cam_sensor_mclk6_suspend = "/fragment@126/__overlay__/cam_sensor_mclk6_suspend";
|
|
cam_sensor_mclk7_active = "/fragment@126/__overlay__/cam_sensor_mclk7_active";
|
|
cam_sensor_mclk7_suspend = "/fragment@126/__overlay__/cam_sensor_mclk7_suspend";
|
|
cam_sensor_active_rst0 = "/fragment@126/__overlay__/cam_sensor_active_rst0";
|
|
cam_sensor_suspend_rst0 = "/fragment@126/__overlay__/cam_sensor_suspend_rst0";
|
|
cam_sensor_active_rst1 = "/fragment@126/__overlay__/cam_sensor_active_rst1";
|
|
cam_sensor_suspend_rst1 = "/fragment@126/__overlay__/cam_sensor_suspend_rst1";
|
|
cam_sensor_active_rst2 = "/fragment@126/__overlay__/cam_sensor_active_rst2";
|
|
cam_sensor_suspend_rst2 = "/fragment@126/__overlay__/cam_sensor_suspend_rst2";
|
|
cam_sensor_active_rst3 = "/fragment@126/__overlay__/cam_sensor_active_rst3";
|
|
cam_sensor_suspend_rst3 = "/fragment@126/__overlay__/cam_sensor_suspend_rst3";
|
|
cam_sensor_active_rst4 = "/fragment@126/__overlay__/cam_sensor_active_rst4";
|
|
cam_sensor_suspend_rst4 = "/fragment@126/__overlay__/cam_sensor_suspend_rst4";
|
|
cam_sensor_active_rst5 = "/fragment@126/__overlay__/cam_sensor_active_rst5";
|
|
cam_sensor_suspend_rst5 = "/fragment@126/__overlay__/cam_sensor_suspend_rst5";
|
|
cam_sensor_active_rst6 = "/fragment@126/__overlay__/cam_sensor_active_rst6";
|
|
cam_sensor_suspend_rst6 = "/fragment@126/__overlay__/cam_sensor_suspend_rst6";
|
|
cam_sensor_active_rst7 = "/fragment@126/__overlay__/cam_sensor_active_rst7";
|
|
cam_sensor_suspend_rst7 = "/fragment@126/__overlay__/cam_sensor_suspend_rst7";
|
|
cam_sensor_ponv_front_active = "/fragment@126/__overlay__/cam_sensor_ponv_front_active";
|
|
cam_sensor_ponv_front_suspend = "/fragment@126/__overlay__/cam_sensor_ponv_front_suspend";
|
|
cam_sensor_ponv_rear_active = "/fragment@126/__overlay__/cam_sensor_ponv_rear_active";
|
|
cam_sensor_ponv_rear_suspend = "/fragment@126/__overlay__/cam_sensor_ponv_rear_suspend";
|
|
cam_csiphy0 = "/fragment@127/__overlay__/qcom,csiphy0@ace4000";
|
|
cam_csiphy1 = "/fragment@127/__overlay__/qcom,csiphy1@ace6000";
|
|
cam_csiphy2 = "/fragment@127/__overlay__/qcom,csiphy2@ace8000";
|
|
cam_csiphy3 = "/fragment@127/__overlay__/qcom,csiphy3@acea000";
|
|
cam_csiphy4 = "/fragment@127/__overlay__/qcom,csiphy4@acec000";
|
|
cam_csiphy5 = "/fragment@127/__overlay__/qcom,csiphy5@acee000";
|
|
cam_cci0 = "/fragment@127/__overlay__/qcom,cci0@ac15000";
|
|
i2c_freq_100Khz_cci0 = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,i2c_standard_mode";
|
|
i2c_freq_400Khz_cci0 = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,i2c_fast_mode";
|
|
i2c_freq_custom_cci0 = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,i2c_custom_mode";
|
|
i2c_freq_1Mhz_cci0 = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
|
|
eeprom_rear_wide = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,eeprom0";
|
|
eeprom_rear_uw = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,eeprom2";
|
|
sensor_rear_wide = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0";
|
|
sensor_rear_uw = "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2";
|
|
cam_cci1 = "/fragment@127/__overlay__/qcom,cci1@ac16000";
|
|
i2c_freq_100Khz_cci1 = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,i2c_standard_mode";
|
|
i2c_freq_400Khz_cci1 = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,i2c_fast_mode";
|
|
i2c_freq_custom_cci1 = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,i2c_custom_mode";
|
|
i2c_freq_1Mhz_cci1 = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
|
|
eeprom_front = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,eeprom1";
|
|
sensor_front = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1";
|
|
sensor_front_full = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12";
|
|
sensor_rear_tele_x3 = "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3";
|
|
cam_cci2 = "/fragment@127/__overlay__/qcom,cci2@ac17000";
|
|
i2c_freq_100Khz_cci2 = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,i2c_standard_mode";
|
|
i2c_freq_400Khz_cci2 = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,i2c_fast_mode";
|
|
i2c_freq_custom_cci2 = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,i2c_custom_mode";
|
|
i2c_freq_1Mhz_cci2 = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,i2c_fast_plus_mode";
|
|
actuator_rear_uw = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,actuator2";
|
|
sensor_rear_tele_x5 = "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6";
|
|
ife_iova_mem_map = "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
|
|
jpeg_iova_mem_map = "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
|
|
icp_iova_mem_map = "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
|
|
rt_cdm_iova_mem_map = "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_cdm/iova-mem-map";
|
|
level3_rt_rd_wr_sum = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum";
|
|
level3_nrt0_rd_wr_sum = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
|
|
level3_nrt1_rd_wr_sum = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
|
|
level2_rt_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-wr";
|
|
level2_rt_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-rd";
|
|
level2_nrt_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-wr";
|
|
level2_nrt_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-rd";
|
|
level2_icp_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-icp-rd";
|
|
level1_rt1_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt1-wr";
|
|
level1_rt2_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt2-wr";
|
|
level1_rt3_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt3-wr";
|
|
level1_rt4_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt4-wr1";
|
|
level1_rt0_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-rd";
|
|
level1_nrt2_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt2-wr";
|
|
level1_nrt1_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-wr";
|
|
level1_nrt3_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt3-rd";
|
|
level1_nrt1_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-rd";
|
|
level1_nrt0_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd";
|
|
ife0_ubwc_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-ubwc-wr";
|
|
ife1_ubwc_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-ubwc-wr";
|
|
ife2_ubwc_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-ubwc-wr";
|
|
ife0_rdi_pixel_raw_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
|
|
ife1_rdi_pixel_raw_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
|
|
ife2_rdi_pixel_raw_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
|
|
sfe0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-wr";
|
|
sfe1_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-wr";
|
|
sfe2_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe2-all-wr";
|
|
custom0_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-wr";
|
|
custom1_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-wr";
|
|
ife0_pdaf_linear_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-pdaf-linear-wr";
|
|
ife1_pdaf_linear_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-pdaf-linear-wr";
|
|
ife2_pdaf_linear_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-pdaf-linear-wr";
|
|
ife4_rdi_stats_pixel_raw_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife4-rdi-stats-pixel-raw-wr";
|
|
ife3_rdi_stats_pixel_raw_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife3-rdi-stats-pixel-raw-wr";
|
|
ife0_stats_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-stats-wr";
|
|
ife1_stats_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-stats-wr";
|
|
ife2_stats_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-stats-wr";
|
|
sfe0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-rd";
|
|
sfe1_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-rd";
|
|
sfe2_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe2-all-rd";
|
|
custom0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-rd";
|
|
custom1_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-rd";
|
|
ipe0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
|
|
bps0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
|
|
cre0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-wr";
|
|
jpeg_enc0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
|
|
jpeg_dma0_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
|
|
jpeg_enc1_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc1-all-wr";
|
|
jpeg_dma1_all_wr = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma1-all-wr";
|
|
cre0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-rd";
|
|
bps0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
|
|
jpeg_enc0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-enc0-all-rd";
|
|
jpeg_dma0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-dma0-all-rd";
|
|
jpeg_enc1_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg1-enc1-all-rd";
|
|
jpeg_dma1_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg1-dma1-all-rd";
|
|
ipe0_ref_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
|
|
ipe0_in_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
|
|
rt_cdm0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm0-all-rd";
|
|
rt_cdm1_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm1-all-rd";
|
|
rt_cdm2_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm2-all-rd";
|
|
rt_cdm3_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm3-all-rd";
|
|
rt_cdm4_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm4-all-rd";
|
|
icp0_all_rd = "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
|
|
cam_sfe0 = "/fragment@127/__overlay__/qcom,sfe0@ac9e000";
|
|
cam_sfe1 = "/fragment@127/__overlay__/qcom,sfe1@aca6000";
|
|
cam_sfe2 = "/fragment@127/__overlay__/qcom,sfe2@acae000";
|
|
cam_csid0 = "/fragment@127/__overlay__/qcom,csid0@acb7000";
|
|
cam_vfe0 = "/fragment@127/__overlay__/qcom,ife0@ac62000";
|
|
cam_csid1 = "/fragment@127/__overlay__/qcom,csid1@acb9000";
|
|
cam_vfe1 = "/fragment@127/__overlay__/qcom,ife1@ac71000";
|
|
cam_csid2 = "/fragment@127/__overlay__/qcom,csid2@acbb000";
|
|
cam_vfe2 = "/fragment@127/__overlay__/qcom,ife2@ac80000";
|
|
cam_csid_lite0 = "/fragment@127/__overlay__/qcom,csid-lite0@acca000";
|
|
cam_vfe_lite0 = "/fragment@127/__overlay__/qcom,ife-lite0@acca000";
|
|
cam_csid_lite1 = "/fragment@127/__overlay__/qcom,csid-lite1@accf000";
|
|
cam_vfe_lite1 = "/fragment@127/__overlay__/qcom,ife-lite1@accf000";
|
|
cam_csiphy_tpg13 = "/fragment@127/__overlay__/qcom,tpg13@acf6000";
|
|
cam_csiphy_tpg14 = "/fragment@127/__overlay__/qcom,tpg14@acf7000";
|
|
cam_csiphy_tpg15 = "/fragment@127/__overlay__/qcom,tpg15@acf8000";
|
|
cam_icp = "/fragment@127/__overlay__/qcom,icp@ac00000";
|
|
cam_ipe0 = "/fragment@127/__overlay__/qcom,ipe0@ac42000";
|
|
cam_bps = "/fragment@127/__overlay__/qcom,bps@ac2c000";
|
|
cam_jpeg_enc0 = "/fragment@127/__overlay__/qcom,jpegenc0@ac2a000";
|
|
cam_jpeg_dma0 = "/fragment@127/__overlay__/qcom,jpegdma0@ac2b000";
|
|
eusb2_repeater = "/fragment@131/__overlay__/eusb2_repeater@4f";
|
|
bt_en_sleep = "/fragment@140/__overlay__/bt_en_sleep";
|
|
bt_kiwi = "/fragment@141/__overlay__/bt_kiwi";
|
|
slim_msm = "/fragment@141/__overlay__/slim@6C40000";
|
|
slimbus = "/fragment@141/__overlay__/slim@6C40000/ngd@1/btfmslim-driver";
|
|
cnss_wlan_en_active = "/fragment@143/__overlay__/cnss_pins/cnss_wlan_en_active";
|
|
cnss_wlan_en_sleep = "/fragment@143/__overlay__/cnss_pins/cnss_wlan_en_sleep";
|
|
cnss_wlan_mem = "/fragment@144/__overlay__/cnss_wlan_region";
|
|
wlan_kiwi = "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000";
|
|
cnss_pci0 = "/fragment@146/__overlay__/cnss_pci0";
|
|
cnss_pci_iommu_group0 = "/fragment@146/__overlay__/cnss_pci0/cnss_pci_iommu_group0";
|
|
adsp_pas = "/fragment@147/__overlay__/remoteproc-adsp@03000000";
|
|
adsp_loader = "/fragment@147/__overlay__/qcom,msm-adsp-loader";
|
|
adsp_notify = "/fragment@147/__overlay__/qcom,msm-adsp-notify";
|
|
led_flash_rear_wide = "/fragment@150/__overlay__/qcom,camera-flash0";
|
|
led_flash_rear_uw = "/fragment@150/__overlay__/qcom,camera-flash2";
|
|
led_flash_rear_tele_x3 = "/fragment@150/__overlay__/qcom,camera-flash3";
|
|
led_flash_rear_tele_x5 = "/fragment@150/__overlay__/qcom,camera-flash6";
|
|
cam_res_mgr = "/fragment@150/__overlay__/qcom,cam-res-mgr";
|
|
actuator_rear_wide = "/fragment@151/__overlay__/qcom,actuator0";
|
|
eeprom_rear_tele_x5 = "/fragment@151/__overlay__/qcom,eeprom6";
|
|
actuator_rear_tele_x3 = "/fragment@152/__overlay__/qcom,actuator3";
|
|
eeprom_rear_tele_x3 = "/fragment@152/__overlay__/qcom,eeprom3";
|
|
actuator_front = "/fragment@153/__overlay__/qcom,actuator1";
|
|
ois_rear = "/fragment@154/__overlay__/qcom,ois@62";
|
|
actuator_rear_tele_x5 = "/fragment@154/__overlay__/qcom,actuator6";
|
|
flash_led_active = "/fragment@156/__overlay__/flash_led_active";
|
|
flash_led_suspend = "/fragment@156/__overlay__/flash_led_suspend";
|
|
mcu_rst_active = "/fragment@156/__overlay__/mcu_rst_active";
|
|
mcu_rst_suspend = "/fragment@156/__overlay__/mcu_rst_suspend";
|
|
mcu_boot0_swclk_active = "/fragment@156/__overlay__/mcu_boot0_swclk_active";
|
|
mcu_boot0_swclk_suspend = "/fragment@156/__overlay__/mcu_boot0_swclk_suspend";
|
|
};
|
|
|
|
__fixups__ {
|
|
qupv3_hub_i2c0 = "/fragment@173:target:0";
|
|
adsp_sleepmon = "/fragment@171:target:0";
|
|
i2s1_sd1_sleep = "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-1:8";
|
|
i2s1_sd1_active = "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-0:8";
|
|
wcd939x_reset_sleep = "/fragment@166/__overlay__/msm_cdc_pinctrl@32:pinctrl-1:0";
|
|
wcd939x_reset_active = "/fragment@166/__overlay__/msm_cdc_pinctrl@32:pinctrl-0:0";
|
|
spkr_13_sd_n_sleep = "/fragment@166/__overlay__/wsa_spkr_en2_pinctrl:pinctrl-1:0";
|
|
spkr_13_sd_n_active = "/fragment@166/__overlay__/wsa_spkr_en2_pinctrl:pinctrl-0:0";
|
|
i2s1_sd0_sleep = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-1:8";
|
|
i2s1_ws_sleep = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-1:4", "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-1:4";
|
|
i2s1_sck_sleep = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-1:0", "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-1:0";
|
|
i2s1_sd0_active = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-0:8";
|
|
i2s1_ws_active = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-0:4", "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-0:4";
|
|
i2s1_sck_active = "/fragment@165/__overlay__/fm_i2s1_pinctrl:pinctrl-0:0", "/fragment@170/__overlay__/sec_mi2s_pinctrl:pinctrl-0:0";
|
|
tdm0_dout_sleep = "/fragment@165/__overlay__/pri_mi2s_pinctrl:pinctrl-1:12";
|
|
tdm0_din_sleep = "/fragment@165/__overlay__/pri_mi2s_pinctrl:pinctrl-1:8";
|
|
tdm0_ws_sleep = "/fragment@165/__overlay__/pri_mi2s_pinctrl:pinctrl-1:4";
|
|
tdm0_clk_sleep = "/fragment@165/__overlay__/pri_mi2s_pinctrl:pinctrl-1:0";
|
|
audio_gpr = "/fragment@165/__overlay__/sound:qcom,msm_audio_ssr_devs:0";
|
|
stub_codec = "/fragment@165/__overlay__/sound:asoc-codec:0";
|
|
spf_core_platform = "/fragment@165:target:0", "/fragment@170:target:0";
|
|
lpass_core_hw_vote = "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master:clocks:0", "/fragment@164/__overlay__/rx-macro@6AC0000/rx_swr_master:clocks:0", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master:clocks:0", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master:clocks:0";
|
|
lpass_audio_hw_vote = "/fragment@164/__overlay__/va-macro@6D44000:clocks:0", "/fragment@164/__overlay__/va-macro@6D44000/va_swr_master:clocks:8", "/fragment@164/__overlay__/rx-macro@6AC0000/rx_swr_master:clocks:8", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master:clocks:8", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master:clocks:8";
|
|
lpass_cdc = "/fragment@164:target:0", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170220:qcom,lpass-cdc-handle:0", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170221:qcom,lpass-cdc-handle:0", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170220:qcom,lpass-cdc-handle:0", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170221:qcom,lpass-cdc-handle:0", "/fragment@165/__overlay__/sound:asoc-codec:4", "/fragment@165/__overlay__/sound:qcom,msm_audio_ssr_devs:8", "/fragment@169:target:0";
|
|
lpi_tlmm = "/fragment@163:target:0", "/fragment@165/__overlay__/sound:qcom,msm_audio_ssr_devs:4";
|
|
tlmm = "/fragment@smd/__overlay__/samsung_mobile_device/max77775-fuelgauge:fuelgauge,jig_gpio:0", "/fragment@smd/__overlay__/samsung_mobile_device/max77775-fuelgauge:fuelgauge,bat_id_gpio:0", "/fragment@smd/__overlay__/samsung_mobile_device/sec_abc_detect_conn:sec,det_conn_gpios:0", "/fragment@smd/__overlay__/samsung_mobile_device/hall_ic/hall:gpios:0", "/fragment@smd/__overlay__/samsung_mobile_device/fixed_regulator@0:gpio:0", "/fragment@smd/__overlay__/samsung_mobile_device/sec-cisd:ovp_power:0", "/fragment@20/__overlay__:reset-gpios:0", "/fragment@27/__overlay__/goodix-berlin@0:interrupt-parent:0", "/fragment@27/__overlay__/goodix-berlin@0:goodix,reset-gpio:0", "/fragment@27/__overlay__/goodix-berlin@0:goodix,irq-gpio:0", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:0", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:12", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:24", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:36", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:48", "/fragment@27/__overlay__/goodix-berlin@0:qts,trusted-touch-vm-gpio-list:60", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01:qcom,platform-te-gpio:0", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01:samsung,ub-con-det:0", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01:samsung,esd-irq-gpio1:0", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01/power_on_pre_lp11_seq/reset:pwr,gpio:0", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000/E3_S6E3HAE_AMB681AZ01/power_off_post_lp11_seq/reset:pwr,gpio:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:qcom,usbplug-cc-gpio:0", "/fragment@32:target:0", "/fragment@33/__overlay__/qcom,dsi-display-primary:qcom,platform-te-gpio:0", "/fragment@33/__overlay__/qcom,dsi-display-secondary:qcom,platform-te-gpio:0", "/fragment@36:target:0", "/fragment@37:target:0", "/fragment@model/__overlay__/i2c@50:gpios:0", "/fragment@model/__overlay__/i2c@50:gpios:12", "/fragment@model/__overlay__/i2c@50/s2dos05_pmic@60:s2dos05,s2dos05_int:0", "/fragment@model/__overlay__/i2c@51:gpios:0", "/fragment@model/__overlay__/i2c@51:gpios:12", "/fragment@model/__overlay__/i2c@52:gpios:0", "/fragment@model/__overlay__/i2c@52:gpios:12", "/fragment@38:target:0", "/fragment@39:target:0", "/fragment@40:target:0", "/fragment@41:target:0", "/fragment@42:target:0", "/fragment@43:target:0", "/fragment@44/__overlay__/cs40l26a@40:irq-gpio:0", "/fragment@44/__overlay__/cs40l26a@40:reset-gpios:0", "/fragment@45:target:0", "/fragment@47:target:0", "/fragment@48:target:0", "/fragment@48/__overlay__/flicker_test:flicker_test,torch-gpio:0", "/fragment@52:target:0", "/fragment@53/__overlay__/max77775@66:max77775,irq-gpio:0", "/fragment@54:target:0", "/fragment@55:target:0", "/fragment@57:target:0", "/fragment@58:target:0", "/fragment@59/__overlay__/wacom@56:sec,irq_gpio:0", "/fragment@59/__overlay__/wacom@56:wacom,fwe-gpio:0", "/fragment@59/__overlay__/wacom@56:wacom,pdct-gpio:0", "/fragment@60:target:0", "/fragment@61:target:0", "/fragment@64/__overlay__/qcom,qfs4008:qcom,ipc-gpio:0", "/fragment@64/__overlay__/qcom,qfs4008:qcom,wuhb-gpio:0", "/fragment@65:target:0", "/fragment@67:target:0", "/fragment@68:target:0", "/fragment@69:target:0", "/fragment@70:target:0", "/fragment@71:target:0", "/fragment@72/__overlay__/nu1668-charger@41:battery,wpc_int:0", "/fragment@72/__overlay__/nu1668-charger@41:battery,wpc_ping_nen:0", "/fragment@72/__overlay__/nu1668-charger@41:battery,wpc_pdet_b:0", "/fragment@72/__overlay__/nu1668-charger@41:battery,wpc_en:0", "/fragment@73:target:0", "/fragment@74/__overlay__/pn547@28:pn547,irq-gpio:0", "/fragment@74/__overlay__/pn547@28:pn547,ven-gpio:0", "/fragment@74/__overlay__/pn547@28:pn547,clk_req-gpio:0", "/fragment@75/__overlay__/nfc_platform:pn547,ven-gpio:0", "/fragment@76:target:0", "/fragment@78/__overlay__/ese_spi@0:p61,gpio-rst:0", "/fragment@79:target:0", "/fragment@80:target:0", "/fragment@81:target:0", "/fragment@82/__overlay__/uwb_spi@0:nxp,sr200-irq:0", "/fragment@82/__overlay__/uwb_spi@0:nxp,sr200-reset:0", "/fragment@83:target:0", "/fragment@84:target:0", "/fragment@85/__overlay__/touchscreen@0:sec,irq_gpio:0", "/fragment@85/__overlay__/touchscreen@0:sec,gpio_spi_cs:0", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:0", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:12", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:24", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:36", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:48", "/fragment@85/__overlay__/touchscreen@0:trusted-touch-vm-gpio-list:60", "/fragment@87:target:0", "/fragment@90:target:0", "/fragment@92/__overlay__/vl53l8-spi@0:interrupt-parent:0", "/fragment@92/__overlay__/vl53l8-spi@0:stm,interrupt:0", "/fragment@94:target:0", "/fragment@95:target:0", "/fragment@96:target:0", "/fragment@97:target:0", "/fragment@117:target:0", "/fragment@126:target:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:gpios:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:gpios:12", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:gpios:24", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:gpios:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:gpios:12", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:gpios:24", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:gpios:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:gpios:12", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:gpios:24", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:gpios:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:gpios:12", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:gpios:24", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:gpios:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:gpios:12", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:gpios:24", "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6:gpios:0", "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6:gpios:12", "/fragment@129:target:0", "/fragment@130/__overlay__:samsung,cc_dir:0", "/fragment@133:target:0", "/fragment@134:target:0", "/fragment@138:target:0", "/fragment@140:target:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-reset-gpio:0", "/fragment@141/__overlay__/bt_kiwi:qcom,wl-reset-gpio:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-sw-ctrl-gpio:0", "/fragment@143:target:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:qcom,wlan-sw-ctrl-gpio:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:wlan-en-gpio:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:qcom,bt-en-gpio:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:qcom,sw-ctrl-gpio:0", "/fragment@154/__overlay__/qcom,ois@62:gpios:0", "/fragment@154/__overlay__/qcom,ois@62:gpios:12", "/fragment@154/__overlay__/qcom,actuator6:gpios:0", "/fragment@156:target:0", "/fragment@167:target:0", "/fragment@173/__overlay__/cs35l43-right@40:interrupt-parent:0", "/fragment@173/__overlay__/cs35l43-right@40:reset-gpios:0", "/fragment@173/__overlay__/cs35l43-left@41:interrupt-parent:0", "/fragment@173/__overlay__/cs35l43-left@41:reset-gpios:0";
|
|
spmi_bus = "/fragment@0:target:0", "/fragment@2:target:0", "/fragment@4:target:0", "/fragment@6:target:0", "/fragment@8:target:0", "/fragment@10:target:0", "/fragment@11:target:0", "/fragment@15/__overlay__/regulator-ocp-notifier:interrupt-parent:0", "/fragment@28/__overlay__:interrupt-parent:0";
|
|
thermal_zones = "/fragment@1:target:0", "/fragment@3:target:0", "/fragment@5:target:0", "/fragment@7:target:0", "/fragment@9:target:0", "/fragment@12:target:0", "/fragment@14:target:0", "/fragment@16:target:0", "/fragment@101:target:0";
|
|
pm_humu_l15 = "/fragment@4/__overlay__/qcom,pm8550b@7/qcom,eusb2-repeater@fd00:vdd18-supply:0", "/fragment@131/__overlay__/eusb2_repeater@4f:vdd18-supply:0";
|
|
pm_humu_l5 = "/fragment@4/__overlay__/qcom,pm8550b@7/qcom,eusb2-repeater@fd00:vdd3-supply:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:aux-pullup-supply:0", "/fragment@131/__overlay__/eusb2_repeater@4f:vdd3-supply:0";
|
|
soc = "/fragment@13:target:0", "/fragment@15:target:0", "/fragment@18:target:0", "/fragment@29:target:0", "/fragment@30:target:0", "/fragment@33:target:0", "/fragment@34:target:0", "/fragment@64:target:0", "/fragment@75:target:0", "/fragment@77:target:0", "/fragment@86:target:0", "/fragment@98:target:0", "/fragment@99:target:0", "/fragment@100:target:0", "/fragment@106:target:0", "/fragment@107:target:0", "/fragment@109:target:0", "/fragment@111:target:0", "/fragment@118:target:0", "/fragment@127:target:0", "/fragment@135:target:0", "/fragment@141:target:0", "/fragment@145:target:0", "/fragment@147:target:0", "/fragment@150:target:0", "/fragment@162:target:0", "/fragment@166:target:0", "/fragment@172:target:0";
|
|
gh_watchdog = "/fragment@15/__overlay__/pmic-pon-log:depends-on-supply:0";
|
|
L1B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c1-supply:0", "/fragment@147/__overlay__/remoteproc-adsp@03000000:sensor_vdd-supply:0";
|
|
L2B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c2-supply:0";
|
|
L4B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c4-supply:0";
|
|
L5B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c5-supply:0";
|
|
L6B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c6-supply:0";
|
|
L7B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c7-supply:0";
|
|
L8B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c8-supply:0";
|
|
L9B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1c9-supply:0";
|
|
L10B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1ca-supply:0", "/fragment@164/__overlay__/va-macro@6D44000:va-vdd-micb-supply:0", "/fragment@164/__overlay__/va-macro@6D44000:va-vdd-micb:0";
|
|
L11B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1cb-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-primary:vdd-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-secondary:vdd-supply:0";
|
|
L12B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1cc-supply:0", "/fragment@27/__overlay__/goodix-berlin@0:iovdd-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-primary:vddio-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-secondary:vddio-supply:0";
|
|
L13B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1cd-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-primary:vci-supply:0", "/fragment@33/__overlay__/qcom,dsi-display-secondary:vci-supply:0";
|
|
L14B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1ce-supply:0", "/fragment@27/__overlay__/goodix-berlin@0:avdd-supply:0";
|
|
L15B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1cf-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd18-aon-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-io-supply:0", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170220:cdc-vdd-1p8-supply:0", "/fragment@164/__overlay__/wsa-macro@6B00000/wsa_swr_master/wsa884x@02170221:cdc-vdd-1p8-supply:0", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170220:cdc-vdd-1p8-supply:0", "/fragment@164/__overlay__/wsa2-macro@6AA0000/wsa2_swr_master/wsa884x@02170221:cdc-vdd-1p8-supply:0", "/fragment@164/__overlay__/wcd939x-codec:cdc-vdd-rx-supply:0", "/fragment@164/__overlay__/wcd939x-codec:cdc-vdd-tx-supply:0", "/fragment@164/__overlay__/wcd939x-codec:cdc-vdd-buck-supply:0";
|
|
L16B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1d0-supply:0";
|
|
L17B = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1d1-supply:0";
|
|
BOB1 = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-1e4-supply:0", "/fragment@164/__overlay__/wcd939x-codec:cdc-vdd-mic-bias-supply:0";
|
|
S1C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-29b-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd-rfa1-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-rfa2-supply:0";
|
|
S2C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-29e-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-aon-supply:0";
|
|
S3C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2a1-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd-dig-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd-aon-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd-rfaOp8-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-dig-supply:0";
|
|
S4C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2a4-supply:0";
|
|
S5C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2a7-supply:0";
|
|
S6C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2aa-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd-rfa2-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-rfa1-supply:0";
|
|
L1C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2c1-supply:0";
|
|
L2C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2c2-supply:0";
|
|
L3C = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-2c3-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-vdd12-io-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-io12-supply:0", "/fragment@164/__overlay__/wcd939x-codec:cdc-vdd-px-supply:0";
|
|
S3D_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3a1-supply:0";
|
|
S4D_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3a4-supply:0";
|
|
S5D_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3a7-supply:0";
|
|
L1D = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3c1-supply:0", "/fragment@159:target:0";
|
|
L2D_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3c2-supply:0";
|
|
L3D = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-3c3-supply:0";
|
|
L1E = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-4c1-supply:0";
|
|
L2E = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-4c2-supply:0";
|
|
L3E = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-4c3-supply:0";
|
|
S1G_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-69b-supply:0";
|
|
S3G = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6a1-supply:0";
|
|
S4G_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6a4-supply:0";
|
|
S5G_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6a7-supply:0";
|
|
L1G = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6c1-supply:0";
|
|
L2G = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6c2-supply:0";
|
|
L3G = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-6c3-supply:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:vdda-0p9-supply:0";
|
|
S1I_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-89b-supply:0";
|
|
S3I_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8a1-supply:0";
|
|
S4I = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8a4-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-supply:0";
|
|
S5I = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8a7-supply:0";
|
|
S6I_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8aa-supply:0";
|
|
S8I_LEVEL = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8b0-supply:0";
|
|
L1I = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8c1-supply:0", "/fragment@29/__overlay__/qcom,mdss_dsi_phy0@ae95500:vdda-0p9-supply:0", "/fragment@29/__overlay__/qcom,mdss_dsi_phy1@ae97500:vdda-0p9-supply:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:vdda_usb-0p9-supply:0", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:csi-vdd-0p9-supply:0", "/fragment@127/__overlay__/qcom,csiphy4@acec000:csi-vdd-0p9-supply:0";
|
|
L2I = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8c2-supply:0", "/fragment@127/__overlay__/qcom,csiphy0@ace4000:csi-vdd-0p9-supply:0", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:csi-vdd-0p9-supply:0", "/fragment@127/__overlay__/qcom,csiphy3@acea000:csi-vdd-0p9-supply:0", "/fragment@127/__overlay__/qcom,csiphy5@acee000:csi-vdd-0p9-supply:0";
|
|
L3I = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-8c3-supply:0", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:vdda-1p2-supply:0", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:vdda-1p2-supply:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:vdda-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy0@ace4000:csi-vdd-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:csi-vdd-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:csi-vdd-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy3@acea000:csi-vdd-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy4@acec000:csi-vdd-1p2-supply:0", "/fragment@127/__overlay__/qcom,csiphy5@acee000:csi-vdd-1p2-supply:0";
|
|
L1K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac1-supply:0";
|
|
L2K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac2-supply:0";
|
|
L3K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac3-supply:0";
|
|
L4K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac4-supply:0";
|
|
L5K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac5-supply:0";
|
|
L6K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac6-supply:0", "/fragment@141/__overlay__/bt_kiwi:qcom,bt-ant-ldo-supply:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:vdd-wlan-ant-share-supply:0";
|
|
L7K = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-ac7-supply:0";
|
|
L1M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c40-supply:0";
|
|
L2M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c41-supply:0";
|
|
L3M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c42-supply:0";
|
|
L4M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c43-supply:0";
|
|
L5M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c44-supply:0";
|
|
L6M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c45-supply:0";
|
|
L7M = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-c46-supply:0";
|
|
L1N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d40-supply:0";
|
|
L2N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d41-supply:0";
|
|
L3N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d42-supply:0";
|
|
L4N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d43-supply:0";
|
|
L5N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d44-supply:0";
|
|
L6N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d45-supply:0";
|
|
L7N = "/fragment@15/__overlay__/regulator-ocp-notifier:periph-d46-supply:0";
|
|
APC1_pause = "/fragment@16/__overlay__/socd/cooling-maps/socd_apc1:cooling-device:0", "/fragment@16/__overlay__/pm8550vs_e_tz/cooling-maps/pm8550vs_e_apc1:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/apc1_cdev:cooling-device:0";
|
|
APC2_pause = "/fragment@16/__overlay__/socd/cooling-maps/socd_apc2:cooling-device:0", "/fragment@16/__overlay__/pm8550vs_e_tz/cooling-maps/pm8550vs_e_apc2:cooling-device:0";
|
|
cdsp_sw = "/fragment@16/__overlay__/socd/cooling-maps/socd_cdsp1:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl0/cooling-maps/vph_cdsp0:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl1/cooling-maps/vph_cdsp1:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl2/cooling-maps/vph_cdsp2:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/cdsp_cdev:cooling-device:0";
|
|
msm_gpu = "/fragment@16/__overlay__/socd/cooling-maps/socd_gpu0:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl0/cooling-maps/vph_gpu0:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl1/cooling-maps/vph_gpu1:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl2/cooling-maps/vph_gpu2:cooling-device:0", "/fragment@16/__overlay__/pm8550vs_d_tz/cooling-maps/pm8550vs_d_gpu:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/gpu_cdev:cooling-device:0";
|
|
modem_bcl = "/fragment@16/__overlay__/pm8550-bcl-lvl0/cooling-maps/vph_modem0:cooling-device:0", "/fragment@16/__overlay__/pm8550-bcl-lvl1/cooling-maps/vph_modem1:cooling-device:0";
|
|
cdsp_sw_hmx = "/fragment@16/__overlay__/pm8550vs_g_tz/cooling-maps/pm8550vs_g_nsp:cooling-device:0";
|
|
cdsp_sw_hvx = "/fragment@16/__overlay__/pm8550ve_tz/cooling-maps/pm8550ve_nsp:cooling-device:0";
|
|
cpu3_hotplug = "/fragment@16/__overlay__/xo-therm/cooling-maps/cpu3_hot_cdev:cooling-device:0";
|
|
cpu4_hotplug = "/fragment@16/__overlay__/xo-therm/cooling-maps/cpu4_hot_cdev:cooling-device:0";
|
|
cpu5_hotplug = "/fragment@16/__overlay__/xo-therm/cooling-maps/cpu5_hot_cdev:cooling-device:0";
|
|
cpu6_hotplug = "/fragment@16/__overlay__/xo-therm/cooling-maps/cpu6_hot_cdev:cooling-device:0";
|
|
cpu7_hotplug = "/fragment@16/__overlay__/xo-therm/cooling-maps/cpu7_hot_cdev:cooling-device:0";
|
|
modem_lte_dsc = "/fragment@16/__overlay__/xo-therm/cooling-maps/lte_cdev:cooling-device:0";
|
|
modem_nr_scg_dsc = "/fragment@16/__overlay__/xo-therm/cooling-maps/nr_cdev:cooling-device:0";
|
|
display_fps = "/fragment@16/__overlay__/xo-therm/cooling-maps/display_cdev1:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/display_cdev2:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/display_cdev3:cooling-device:0", "/fragment@16/__overlay__/xo-therm/cooling-maps/display_cdev4:cooling-device:0";
|
|
sdhc_2 = "/fragment@17:target:0";
|
|
pm_humu_l9 = "/fragment@17/__overlay__:vdd-supply:0", "/fragment@148:target:0", "/fragment@154/__overlay__/qcom,ois@62:cam_vana-supply:0", "/fragment@154/__overlay__/qcom,actuator6:cam_vana-supply:0";
|
|
pm_humu_l8 = "/fragment@17/__overlay__:vdd-io-supply:0", "/fragment@62:target:0";
|
|
sdc2_on = "/fragment@17/__overlay__:pinctrl-0:0";
|
|
sdc2_off = "/fragment@17/__overlay__:pinctrl-1:0";
|
|
gcc = "/fragment@17/__overlay__:resets:0", "/fragment@20/__overlay__:resets:0", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:24", "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:clocks:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:8", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:16";
|
|
ufsphy_mem = "/fragment@19:target:0", "/fragment@160:target:0";
|
|
pm_v6d_l1 = "/fragment@19/__overlay__:vdda-phy-supply:0";
|
|
pm_v8_l3 = "/fragment@19/__overlay__:vdda-pll-supply:0";
|
|
gcc_ufs_mem_phy_gdsc = "/fragment@19/__overlay__:vdd-phy-gdsc-supply:0";
|
|
pm_v8_l1 = "/fragment@19/__overlay__:vdda-qref-supply:0";
|
|
ufshc_mem = "/fragment@20:target:0", "/fragment@161:target:0";
|
|
gcc_ufs_phy_gdsc = "/fragment@20/__overlay__:vdd-hba-supply:0";
|
|
pm_humu_l17 = "/fragment@20/__overlay__:vcc-supply:0";
|
|
pm_v6c_l1 = "/fragment@20/__overlay__:vccq-supply:0";
|
|
pm_v6c_l3 = "/fragment@20/__overlay__:qcom,vddp-ref-clk-supply:0";
|
|
pm_v6c_s1 = "/fragment@20/__overlay__:qcom,vccq-parent-supply:0";
|
|
battery_charger = "/fragment@21:target:0";
|
|
pmic_glink_debug = "/fragment@22:target:0";
|
|
pmic_glink_adc = "/fragment@23:target:0";
|
|
eusb2_phy0 = "/fragment@24:target:0", "/fragment@132:target:0";
|
|
usb0 = "/fragment@25:target:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:usb-controller:0", "/fragment@130:target:0";
|
|
ucsi = "/fragment@26:target:0";
|
|
qupv3_se4_spi = "/fragment@27:target:0", "/fragment@85:target:0", "/fragment@88:target:0";
|
|
wcd_usbss = "/fragment@28:target:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:qcom,dp-aux-switch:0";
|
|
dispcc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:8", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:16", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:24", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:32", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:clocks:40", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:0", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:8", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:16", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:24", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:32", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:40", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:0", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:8", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:16", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:24", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:32", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:40", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:0", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:32", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:40", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:56", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:64", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:80", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:88", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:96", "/fragment@30/__overlay__/qcom,sde_rscc@af20000:clocks:0", "/fragment@30/__overlay__/qcom,sde_rscc@af20000:clocks:8", "/fragment@30/__overlay__/qcom,sde_rscc@af20000:clocks:16", "/fragment@30/__overlay__/qcom,smmu_sde_unsec_cb:clocks:0", "/fragment@33/__overlay__/qcom,dsi-display-primary:clocks:32", "/fragment@33/__overlay__/qcom,dsi-display-secondary:clocks:32", "/fragment@34/__overlay__/qcom,wb-display@1:clocks:0", "/fragment@34/__overlay__/qcom,wb-display@2:clocks:0";
|
|
VDD_MMCX_LEVEL = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:mmcx-supply:0";
|
|
mmss_noc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:0", "/fragment@30/__overlay__/qcom,sde_rscc@af20000:interconnects:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:16", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:32", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:48", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum/qcom,axi-port-mnoc:interconnects:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum/qcom,axi-port-mnoc:interconnects:0";
|
|
gem_noc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:8", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:32", "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:16", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:interconnects:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:interconnects:16";
|
|
mc_virt = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:16", "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:24", "/fragment@30/__overlay__/qcom,sde_rscc@af20000:interconnects:8", "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:40", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:8", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:24", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:40", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum/qcom,axi-port-mnoc:interconnects:56", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum/qcom,axi-port-mnoc:interconnects:8", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum/qcom,axi-port-mnoc:interconnects:8", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:interconnects:24";
|
|
config_noc = "/fragment@29/__overlay__/qcom,mdss_mdp@ae00000:interconnects:40", "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:24", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:interconnects:8";
|
|
rpmhcc = "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl0@ae94000:clocks:48", "/fragment@29/__overlay__/qcom,mdss_dsi_ctrl1@ae96000:clocks:48", "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:8";
|
|
usb_qmp_dp_phy = "/fragment@30/__overlay__/qcom,dp_display@ae154000:usb-phy:0", "/fragment@136:target:0";
|
|
altmode = "/fragment@30/__overlay__/qcom,dp_display@ae154000:qcom,altmode-dev:0";
|
|
tcsrcc = "/fragment@30/__overlay__/qcom,dp_display@ae154000:clocks:16";
|
|
VDD_MXA_LEVEL = "/fragment@30/__overlay__/qcom,dp_display@ae154000:vdd_mx-supply:0";
|
|
gcc_usb3_phy_gdsc = "/fragment@30/__overlay__/qcom,dp_display@ae154000:dp_phy_gdsc-supply:0";
|
|
disp_cc_mdss_core_gdsc = "/fragment@30/__overlay__/qcom,sde_rscc@af20000:vdd-supply:0";
|
|
apps_smmu = "/fragment@30/__overlay__/qcom,smmu_sde_unsec_cb:iommus:0", "/fragment@30/__overlay__/qcom,smmu_sde_sec_cb:iommus:0", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_ife:iommus:0", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_jpeg:iommus:0", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp:iommus:0", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp:iommus:12", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp:iommus:24", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp:iommus:36", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_icp:iommus:48", "/fragment@127/__overlay__/qcom,cam_smmu/msm_cam_smmu_cdm:iommus:0";
|
|
disp_rsc_drv0 = "/fragment@31:target:0";
|
|
reserved_memory = "/fragment@35:target:0", "/fragment@103:target:0", "/fragment@110:target:0", "/fragment@119:target:0", "/fragment@144:target:0";
|
|
qupv3_hub_i2c3 = "/fragment@44:target:0";
|
|
pm_v6c_l2 = "/fragment@46:target:0";
|
|
pm_v6g_l2 = "/fragment@49:target:0", "/fragment@74/__overlay__/pn547@28:nfc_pvdd-supply:0", "/fragment@75/__overlay__/nfc_platform:nfc_pvdd-supply:0";
|
|
qupv3_hub_i2c4 = "/fragment@50:target:0", "/fragment@53:target:0";
|
|
pm_v6e_l1 = "/fragment@51:target:0", "/fragment@66/__overlay__/k250a@23:1p8_pvdd-supply:0";
|
|
qupv3_se6_i2c = "/fragment@56:target:0";
|
|
pm_humu_l4 = "/fragment@56/__overlay__/stk@47:vdd_1p8-supply:0", "/fragment@93:target:0";
|
|
qupv3_se7_i2c = "/fragment@59:target:0";
|
|
pm_humu_l2 = "/fragment@63:target:0";
|
|
qupv3_se5_i2c = "/fragment@66:target:0";
|
|
qupv3_hub_i2c7 = "/fragment@72:target:0";
|
|
qupv3_se0_i2c = "/fragment@74:target:0";
|
|
qupv3_se1_spi = "/fragment@78:target:0";
|
|
qupv3_se13_spi = "/fragment@82:target:0";
|
|
qupv3_se4_i2c = "/fragment@89:target:0";
|
|
qupv3_se2_i2c = "/fragment@91:target:0";
|
|
qupv3_se2_spi = "/fragment@92:target:0", "/fragment@92/__overlay__/vl53l8-spi@0:stm,spi_node:0";
|
|
apps_rsc_drv2 = "/fragment@102:target:0";
|
|
ramoops_mem = "/fragment@104:target:0";
|
|
kinfo_mem = "/fragment@105:target:0";
|
|
tmc_etr = "/fragment@108:target:0";
|
|
pcie0 = "/fragment@112:target:0", "/fragment@155:target:0";
|
|
pcie0_msi = "/fragment@113:target:0";
|
|
pcie1 = "/fragment@114:target:0";
|
|
aliases = "/fragment@115:target:0", "/fragment@168:target:0";
|
|
qupv3_2 = "/fragment@116:target:0";
|
|
clk_virt = "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:0", "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:8";
|
|
aggre2_noc = "/fragment@116/__overlay__/qcom,qup_hsuart@89c000:interconnects:32";
|
|
adsp_slpi_mem = "/fragment@120:target:0";
|
|
mpss_mem = "/fragment@121:target:0";
|
|
mpss_dsm_mem_2 = "/fragment@122:target:0";
|
|
mpss_dsm_mem = "/fragment@123:target:0";
|
|
qseecom_mem = "/fragment@124:target:0";
|
|
qseecom_ta_mem = "/fragment@125:target:0";
|
|
intc = "/fragment@127/__overlay__:interrupt-parent:0";
|
|
cam_cc_titan_top_gdsc = "/fragment@127/__overlay__/qcom,csiphy0@ace4000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,csiphy3@acea000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,csiphy4@acec000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,csiphy5@acee000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,cci0@ac15000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cci1@ac16000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cci2@ac17000:gdscr-supply:0", "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6:cam_clk-supply:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,rt-cdm0@ac25000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,rt-cdm1@ac26000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,rt-cdm2@ac27000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,rt-cdm3@ac28000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,rt-cdm4@ac29000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,sfe0@ac9e000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,sfe1@aca6000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,sfe2@acae000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,csid0@acb7000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,ife0@ac62000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,csid1@acb9000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,ife1@ac71000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,csid2@acbb000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,ife2@ac80000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,tpg13@acf6000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,tpg14@acf7000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,tpg15@acf8000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,icp@ac00000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,jpegenc0@ac2a000:gdsc-supply:0", "/fragment@127/__overlay__/qcom,jpegdma0@ac2b000:gdsc-supply:0";
|
|
camcc = "/fragment@127/__overlay__/qcom,csiphy0@ace4000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy0@ace4000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy0@ace4000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy0@ace4000:clocks:24", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy1@ace6000:clocks:24", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy2@ace8000:clocks:24", "/fragment@127/__overlay__/qcom,csiphy3@acea000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy3@acea000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy3@acea000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy3@acea000:clocks:24", "/fragment@127/__overlay__/qcom,csiphy4@acec000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy4@acec000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy4@acec000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy4@acec000:clocks:24", "/fragment@127/__overlay__/qcom,csiphy5@acee000:clocks:0", "/fragment@127/__overlay__/qcom,csiphy5@acee000:clocks:8", "/fragment@127/__overlay__/qcom,csiphy5@acee000:clocks:16", "/fragment@127/__overlay__/qcom,csiphy5@acee000:clocks:24", "/fragment@127/__overlay__/qcom,cci0@ac15000:clocks:0", "/fragment@127/__overlay__/qcom,cci0@ac15000:clocks:8", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:clocks:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor0:clocks:8", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:clocks:0", "/fragment@127/__overlay__/qcom,cci0@ac15000/qcom,cam-sensor2:clocks:8", "/fragment@127/__overlay__/qcom,cci1@ac16000:clocks:0", "/fragment@127/__overlay__/qcom,cci1@ac16000:clocks:8", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:clocks:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor1:clocks:8", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:clocks:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor12:clocks:8", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:clocks:0", "/fragment@127/__overlay__/qcom,cci1@ac16000/qcom,cam-sensor3:clocks:8", "/fragment@127/__overlay__/qcom,cci2@ac17000:clocks:0", "/fragment@127/__overlay__/qcom,cci2@ac17000:clocks:8", "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6:clocks:0", "/fragment@127/__overlay__/qcom,cci2@ac17000/qcom,cam-sensor6:clocks:8", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:24", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:32", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:40", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:48", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:56", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:64", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:72", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:80", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:88", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:96", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:104", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks:112", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks-option:0", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks-option:8", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks-option:16", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks-option:24", "/fragment@127/__overlay__/qcom,cam-cpas@ac13000:clocks-option:32", "/fragment@127/__overlay__/qcom,rt-cdm0@ac25000:clocks:0", "/fragment@127/__overlay__/qcom,rt-cdm1@ac26000:clocks:0", "/fragment@127/__overlay__/qcom,rt-cdm2@ac27000:clocks:0", "/fragment@127/__overlay__/qcom,rt-cdm3@ac28000:clocks:0", "/fragment@127/__overlay__/qcom,rt-cdm4@ac29000:clocks:0", "/fragment@127/__overlay__/qcom,sfe0@ac9e000:clocks:0", "/fragment@127/__overlay__/qcom,sfe0@ac9e000:clocks:8", "/fragment@127/__overlay__/qcom,sfe0@ac9e000:clocks:16", "/fragment@127/__overlay__/qcom,sfe0@ac9e000:clocks:24", "/fragment@127/__overlay__/qcom,sfe1@aca6000:clocks:0", "/fragment@127/__overlay__/qcom,sfe1@aca6000:clocks:8", "/fragment@127/__overlay__/qcom,sfe1@aca6000:clocks:16", "/fragment@127/__overlay__/qcom,sfe1@aca6000:clocks:24", "/fragment@127/__overlay__/qcom,sfe2@acae000:clocks:0", "/fragment@127/__overlay__/qcom,sfe2@acae000:clocks:8", "/fragment@127/__overlay__/qcom,sfe2@acae000:clocks:16", "/fragment@127/__overlay__/qcom,sfe2@acae000:clocks:24", "/fragment@127/__overlay__/qcom,csid0@acb7000:clocks:0", "/fragment@127/__overlay__/qcom,csid0@acb7000:clocks:8", "/fragment@127/__overlay__/qcom,csid0@acb7000:clocks:16", "/fragment@127/__overlay__/qcom,ife0@ac62000:clocks:0", "/fragment@127/__overlay__/qcom,ife0@ac62000:clocks:8", "/fragment@127/__overlay__/qcom,ife0@ac62000:clocks:16", "/fragment@127/__overlay__/qcom,ife0@ac62000:clocks:24", "/fragment@127/__overlay__/qcom,csid1@acb9000:clocks:0", "/fragment@127/__overlay__/qcom,csid1@acb9000:clocks:8", "/fragment@127/__overlay__/qcom,csid1@acb9000:clocks:16", "/fragment@127/__overlay__/qcom,ife1@ac71000:clocks:0", "/fragment@127/__overlay__/qcom,ife1@ac71000:clocks:8", "/fragment@127/__overlay__/qcom,ife1@ac71000:clocks:16", "/fragment@127/__overlay__/qcom,ife1@ac71000:clocks:24", "/fragment@127/__overlay__/qcom,csid2@acbb000:clocks:0", "/fragment@127/__overlay__/qcom,csid2@acbb000:clocks:8", "/fragment@127/__overlay__/qcom,csid2@acbb000:clocks:16", "/fragment@127/__overlay__/qcom,ife2@ac80000:clocks:0", "/fragment@127/__overlay__/qcom,ife2@ac80000:clocks:8", "/fragment@127/__overlay__/qcom,ife2@ac80000:clocks:16", "/fragment@127/__overlay__/qcom,ife2@ac80000:clocks:24", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:0", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:8", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:16", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:24", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:32", "/fragment@127/__overlay__/qcom,csid-lite0@acca000:clocks:40", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:0", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:8", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:16", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:24", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:32", "/fragment@127/__overlay__/qcom,ife-lite0@acca000:clocks:40", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:0", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:8", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:16", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:24", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:32", "/fragment@127/__overlay__/qcom,csid-lite1@accf000:clocks:40", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:0", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:8", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:16", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:24", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:32", "/fragment@127/__overlay__/qcom,ife-lite1@accf000:clocks:40", "/fragment@127/__overlay__/qcom,tpg13@acf6000:clocks:0", "/fragment@127/__overlay__/qcom,tpg13@acf6000:clocks:8", "/fragment@127/__overlay__/qcom,tpg14@acf7000:clocks:0", "/fragment@127/__overlay__/qcom,tpg14@acf7000:clocks:8", "/fragment@127/__overlay__/qcom,tpg15@acf8000:clocks:0", "/fragment@127/__overlay__/qcom,tpg15@acf8000:clocks:8", "/fragment@127/__overlay__/qcom,icp@ac00000:clocks:0", "/fragment@127/__overlay__/qcom,icp@ac00000:clocks:8", "/fragment@127/__overlay__/qcom,icp@ac00000:clocks:16", "/fragment@127/__overlay__/qcom,icp@ac00000:clocks:24", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:0", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:8", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:16", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:24", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:32", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:40", "/fragment@127/__overlay__/qcom,ipe0@ac42000:clocks:48", "/fragment@127/__overlay__/qcom,bps@ac2c000:clocks:0", "/fragment@127/__overlay__/qcom,bps@ac2c000:clocks:8", "/fragment@127/__overlay__/qcom,bps@ac2c000:clocks:16", "/fragment@127/__overlay__/qcom,bps@ac2c000:clocks:24", "/fragment@127/__overlay__/qcom,bps@ac2c000:clocks:32", "/fragment@127/__overlay__/qcom,jpegenc0@ac2a000:clocks:0", "/fragment@127/__overlay__/qcom,jpegenc0@ac2a000:clocks:8", "/fragment@127/__overlay__/qcom,jpegdma0@ac2b000:clocks:0", "/fragment@127/__overlay__/qcom,jpegdma0@ac2b000:clocks:8";
|
|
cam_cc_sfe_0_gdsc = "/fragment@127/__overlay__/qcom,sfe0@ac9e000:sfe0-supply:0";
|
|
cam_cc_sfe_1_gdsc = "/fragment@127/__overlay__/qcom,sfe1@aca6000:sfe1-supply:0";
|
|
cam_cc_sfe_2_gdsc = "/fragment@127/__overlay__/qcom,sfe2@acae000:sfe2-supply:0";
|
|
cam_cc_ife_0_gdsc = "/fragment@127/__overlay__/qcom,ife0@ac62000:ife0-supply:0";
|
|
cam_cc_ife_1_gdsc = "/fragment@127/__overlay__/qcom,ife1@ac71000:ife1-supply:0";
|
|
cam_cc_ife_2_gdsc = "/fragment@127/__overlay__/qcom,ife2@ac80000:ife2-supply:0";
|
|
camera_mem = "/fragment@127/__overlay__/qcom,icp@ac00000:memory-region:0";
|
|
cam_cc_ipe_0_gdsc = "/fragment@127/__overlay__/qcom,ipe0@ac42000:ipe0-vdd-supply:0";
|
|
cam_cc_bps_gdsc = "/fragment@127/__overlay__/qcom,bps@ac2c000:bps-vdd-supply:0";
|
|
dcc = "/fragment@128:target:0";
|
|
qupv3_hub_i2c5 = "/fragment@131:target:0";
|
|
qupv3_se3_i2c = "/fragment@137:target:0";
|
|
sched_walt = "/fragment@139:target:0";
|
|
qmp_aop = "/fragment@141/__overlay__/bt_kiwi:mboxes:0";
|
|
qupv3_se14_4uart = "/fragment@142:target:0";
|
|
aoss_qmp = "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:qcom,qmp:0";
|
|
pcie_noc = "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:interconnects:0", "/fragment@145/__overlay__/qcom,cnss-kiwi@b0000000:interconnects:8";
|
|
pcie0_rp = "/fragment@146:target:0";
|
|
VDD_LPI_CX_LEVEL = "/fragment@147/__overlay__/remoteproc-adsp@03000000:cx-supply:0";
|
|
VDD_LPI_MX_LEVEL = "/fragment@147/__overlay__/remoteproc-adsp@03000000:mx-supply:0";
|
|
pm_humu_l13 = "/fragment@149:target:0", "/fragment@153/__overlay__/qcom,actuator1:cam_vaf-supply:0";
|
|
qupv3_se8_i2c = "/fragment@151:target:0";
|
|
qupv3_se9_i2c = "/fragment@152:target:0";
|
|
qupv3_hub_i2c2 = "/fragment@153:target:0";
|
|
qupv3_hub_i2c1 = "/fragment@154:target:0";
|
|
qupv3_hub_i2c1_sleep = "/fragment@157:target:0";
|
|
qupv3_hub_i2c2_sleep = "/fragment@158:target:0";
|
|
};
|
|
|
|
__local_fixups__ {
|
|
|
|
fragment@smd {
|
|
|
|
__overlay__ {
|
|
|
|
samsung_mobile_device {
|
|
|
|
battery {
|
|
io-channels = <0x00 0x08 0x10 0x18>;
|
|
pinctrl-0 = <0x00 0x04 0x08>;
|
|
};
|
|
|
|
usb_vendor_receiver {
|
|
notify = <0x00>;
|
|
};
|
|
|
|
sec_abc_detect_conn {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
|
|
hall_ic {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
|
|
fixed_regulator@0 {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
|
|
sec_thermistor@0 {
|
|
io-channels = <0x00>;
|
|
};
|
|
|
|
sec_thermistor@3 {
|
|
io-channels = <0x00>;
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
|
|
sec_thermistor@1 {
|
|
io-channels = <0x00>;
|
|
};
|
|
|
|
sec_thermistor@2 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@1 {
|
|
|
|
__overlay__ {
|
|
|
|
pm8010m_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8010n_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@2 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,pm8550@1 {
|
|
|
|
pm8550-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
|
|
pwms@e800 {
|
|
nvmem = <0x00 0x04>;
|
|
};
|
|
|
|
qcom,leds@ef00 {
|
|
|
|
red {
|
|
pwms = <0x00>;
|
|
};
|
|
|
|
green {
|
|
pwms = <0x00>;
|
|
};
|
|
|
|
blue {
|
|
pwms = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@3 {
|
|
|
|
__overlay__ {
|
|
|
|
pm8550_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550-bcl-lvl0 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550-bcl-lvl1 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550-bcl-lvl2 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@4 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,pm8550b@7 {
|
|
|
|
qcom,hv-haptics@f000 {
|
|
nvmem = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@5 {
|
|
|
|
__overlay__ {
|
|
|
|
pm8550b_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b_lite_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b-ibat-lvl0 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b-ibat-lvl1 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b-bcl-lvl0 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b-bcl-lvl1 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550b-bcl-lvl2 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
socd {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@6 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,pm8550ve@8 {
|
|
|
|
pm8550ve-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@7 {
|
|
|
|
__overlay__ {
|
|
|
|
pm8550ve_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@8 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,pm8550vs@2 {
|
|
|
|
pm8550vs-c-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@3 {
|
|
|
|
pm8550vs-d-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@4 {
|
|
|
|
pm8550vs-e-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,pm8550vs@6 {
|
|
|
|
pm8550vs-g-temp-alarm@a00 {
|
|
io-channels = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@9 {
|
|
|
|
__overlay__ {
|
|
|
|
pm8550vs_c_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550vs_d_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550vs_e_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pm8550vs_g_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@10 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,pmk8550@0 {
|
|
|
|
pinctrl@b800 {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@12 {
|
|
|
|
__overlay__ {
|
|
|
|
pmr735d_tz {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@13 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,gpu-dump-skip-cdev {
|
|
nvmem-cells = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@14 {
|
|
|
|
__overlay__ {
|
|
|
|
skin-msm-therm {
|
|
thermal-sensors = <0x00>;
|
|
|
|
cooling-maps {
|
|
|
|
gpu_dump_skip {
|
|
trip = <0x00>;
|
|
cooling-device = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cam-flash-therm {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
wlan-therm {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
pa-therm-1 {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
rear-tof-therm {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
|
|
xo-therm {
|
|
thermal-sensors = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@15 {
|
|
|
|
__overlay__ {
|
|
|
|
reboot_reason {
|
|
nvmem-cells = <0x00>;
|
|
};
|
|
|
|
pmic-pon-log {
|
|
nvmem = <0x00 0x04>;
|
|
};
|
|
|
|
regulator-ocp-notifier {
|
|
nvmem-cells = <0x00 0x04>;
|
|
periph-1e6-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@16 {
|
|
|
|
__overlay__ {
|
|
|
|
socd {
|
|
|
|
cooling-maps {
|
|
|
|
socd_apc1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
socd_apc2 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
socd_cdsp1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
socd_gpu0 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl0 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_modem0 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
vph_cdsp0 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
vph_gpu0 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl1 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_modem1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
vph_cdsp1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
vph_gpu1 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550-bcl-lvl2 {
|
|
|
|
cooling-maps {
|
|
|
|
vph_cdsp2 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
vph_gpu2 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_e_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_e_apc1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
pm8550vs_e_apc2 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_d_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_d_gpu {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550vs_g_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550vs_g_nsp {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pm8550ve_tz {
|
|
|
|
cooling-maps {
|
|
|
|
pm8550ve_nsp {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
xo-therm {
|
|
|
|
cooling-maps {
|
|
|
|
apc1_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cdsp_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
gpu_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cpu3_hot_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cpu4_hot_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cpu5_hot_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cpu6_hot_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
cpu7_hot_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
lte_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
nr_cdev {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
display_cdev1 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
display_cdev2 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
display_cdev3 {
|
|
trip = <0x00>;
|
|
};
|
|
|
|
display_cdev4 {
|
|
trip = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@17 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x04>;
|
|
pinctrl-1 = <0x04>;
|
|
cd-gpios = <0x00>;
|
|
};
|
|
};
|
|
|
|
fragment@18 {
|
|
|
|
__overlay__ {
|
|
|
|
gpio_keys {
|
|
pinctrl-0 = <0x00>;
|
|
|
|
vol_up {
|
|
gpios = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@26 {
|
|
|
|
__overlay__ {
|
|
|
|
connector {
|
|
|
|
port {
|
|
|
|
endpoint {
|
|
remote-endpoint = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@28 {
|
|
|
|
__overlay__ {
|
|
nvmem-cells = <0x00>;
|
|
};
|
|
};
|
|
|
|
fragment@29 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,mdss_mdp@ae00000 {
|
|
connectors = <0x00 0x04 0x08 0x0c 0x10 0x14 0x18>;
|
|
|
|
qcom,mdss_dsi_sharp_1080p_cmd {
|
|
qcom,mdss-dsi-panel-controller = <0x00>;
|
|
};
|
|
|
|
E3_S6E3HAE_AMB681AZ01 {
|
|
ss,self_display = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,mdss_dsi_ctrl0@ae94000 {
|
|
interrupt-parent = <0x00>;
|
|
};
|
|
|
|
qcom,mdss_dsi_ctrl1@ae96000 {
|
|
interrupt-parent = <0x00>;
|
|
};
|
|
|
|
qcom,mdss_dsi_phy0@ae95500 {
|
|
pll_codes_region = <0x00>;
|
|
};
|
|
|
|
qcom,mdss_dsi_phy1@ae97500 {
|
|
pll_codes_region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@30 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,dp_display@ae154000 {
|
|
qcom,ext-disp = <0x00>;
|
|
interrupt-parent = <0x00>;
|
|
clocks = <0x30 0x48>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@33 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,dsi-display-primary {
|
|
qcom,dsi-ctrl = <0x00 0x04>;
|
|
qcom,dsi-phy = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
qcom,mdp = <0x00>;
|
|
qcom,dsi-default-panel = <0x00>;
|
|
clocks = <0x00 0x08 0x10 0x18>;
|
|
};
|
|
|
|
qcom,dsi-display-secondary {
|
|
qcom,dsi-ctrl = <0x00 0x04>;
|
|
qcom,dsi-phy = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
qcom,mdp = <0x00>;
|
|
clocks = <0x00 0x08 0x10 0x18>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@34 {
|
|
|
|
__overlay__ {
|
|
|
|
display_gpio_regulator@1 {
|
|
proxy-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@model {
|
|
|
|
__overlay__ {
|
|
|
|
i2c@50 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
|
|
s2dos05_pmic@60 {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
|
|
i2c@51 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
i2c@52 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
sec_pm_debug {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@44 {
|
|
|
|
__overlay__ {
|
|
|
|
cs40l26a@40 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@53 {
|
|
|
|
__overlay__ {
|
|
|
|
max77775@66 {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@59 {
|
|
|
|
__overlay__ {
|
|
|
|
wacom@56 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
wacom_avdd-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@64 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,qfs4008 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00>;
|
|
pinctrl-2 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@66 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
};
|
|
|
|
fragment@72 {
|
|
|
|
__overlay__ {
|
|
|
|
nu1668-charger@41 {
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c 0x10 0x14>;
|
|
battery,wpc_det = <0x00>;
|
|
battery,wpc_pdrc = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@74 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
};
|
|
|
|
fragment@78 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-2 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-3 = <0x00 0x04 0x08 0x0c>;
|
|
|
|
ese_spi@0 {
|
|
nxp,nfcc = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@82 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
|
|
uwb_spi@0 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@85 {
|
|
|
|
__overlay__ {
|
|
|
|
touchscreen@0 {
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
tsp_io_ldo-supply = <0x00>;
|
|
tsp_avdd_ldo-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@88 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04 0x08>;
|
|
pinctrl-1 = <0x00 0x04 0x08>;
|
|
};
|
|
};
|
|
|
|
fragment@92 {
|
|
|
|
__overlay__ {
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
|
|
vl53l8-spi@0 {
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@106 {
|
|
|
|
__overlay__ {
|
|
|
|
google,debug-kinfo {
|
|
memory-region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@107 {
|
|
|
|
__overlay__ {
|
|
|
|
samsung,debug_region {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,kernel_log_buf {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,pstore_pmsg {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,qcom-qcom_reboot_reason {
|
|
nvmem-cells = <0x00 0x04>;
|
|
};
|
|
|
|
samsung,qcom-debug_partition {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,qcom-summary {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,qcom-rst_exinfo {
|
|
memory-region = <0x00>;
|
|
};
|
|
|
|
samsung,rdx_bootdev {
|
|
memory-region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@111 {
|
|
|
|
__overlay__ {
|
|
|
|
samsung,sec_hdm {
|
|
memory-region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@116 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,qup_hsuart@89c000 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@118 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,dma-heaps {
|
|
|
|
rbin_dma_heap {
|
|
memory-region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@127 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,cci0@ac15000 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-2 = <0x00 0x04>;
|
|
pinctrl-3 = <0x00 0x04>;
|
|
|
|
qcom,eeprom0 {
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,eeprom2 {
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,cam-sensor0 {
|
|
actuator-src = <0x00>;
|
|
eeprom-src = <0x00>;
|
|
ois-src = <0x00>;
|
|
led-flash-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
cam_vana-supply = <0x00>;
|
|
cam_v_custom1-supply = <0x00>;
|
|
cam_v_custom2-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
|
|
qcom,cam-sensor2 {
|
|
actuator-src = <0x00>;
|
|
eeprom-src = <0x00>;
|
|
led-flash-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
cam_vana-supply = <0x00>;
|
|
cam_v_custom1-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
};
|
|
|
|
qcom,cci1@ac16000 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-2 = <0x00 0x04>;
|
|
pinctrl-3 = <0x00 0x04>;
|
|
|
|
qcom,eeprom1 {
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,cam-sensor1 {
|
|
actuator-src = <0x00>;
|
|
eeprom-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
cam_vana-supply = <0x00>;
|
|
cam_v_custom2-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
|
|
qcom,cam-sensor12 {
|
|
actuator-src = <0x00>;
|
|
eeprom-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
cam_vana-supply = <0x00>;
|
|
cam_v_custom2-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
|
|
qcom,cam-sensor3 {
|
|
eeprom-src = <0x00>;
|
|
ois-src = <0x00>;
|
|
actuator-src = <0x00>;
|
|
led-flash-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
cam_vana-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
};
|
|
};
|
|
|
|
qcom,cci2@ac17000 {
|
|
pinctrl-0 = <0x00 0x04>;
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-2 = <0x00 0x04>;
|
|
pinctrl-3 = <0x00 0x04>;
|
|
|
|
qcom,actuator2 {
|
|
cam_vaf-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,cam-sensor6 {
|
|
eeprom-src = <0x00>;
|
|
ois-src = <0x00>;
|
|
actuator-src = <0x00>;
|
|
led-flash-src = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-1 = <0x00 0x04 0x08>;
|
|
gpios = <0x18 0x24>;
|
|
cam_vana-supply = <0x00>;
|
|
};
|
|
};
|
|
|
|
qcom,cam-cpas@ac13000 {
|
|
|
|
camera-bus-nodes {
|
|
|
|
level2-nodes {
|
|
|
|
level2-rt-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level2-rt-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level2-nrt-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level2-nrt-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level2-icp-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
};
|
|
|
|
level1-nodes {
|
|
|
|
level1-rt1-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-rt2-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-rt3-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-rt4-wr1 {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-rt0-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-nrt2-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-nrt1-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-nrt3-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-nrt1-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
level1-nrt0-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
};
|
|
|
|
level0-nodes {
|
|
|
|
ife0-ubwc-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife1-ubwc-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife2-ubwc-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife0-rdi-pixel-raw-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife1-rdi-pixel-raw-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife2-rdi-pixel-raw-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe1-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe2-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
custom0-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
custom1-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife0-pdaf-linear-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife1-pdaf-linear-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife2-pdaf-linear-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife4-rdi-stats-pixel-raw-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife3-rdi-stats-pixel-raw-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife0-stats-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife1-stats-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ife2-stats-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe1-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
sfe2-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
custom0-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
custom1-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ipe0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
bps0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
cre0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg-enc0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg-dma0-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg-enc1-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg-dma1-all-wr {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
cre0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
bps0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg0-enc0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg0-dma0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg1-enc1-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
jpeg1-dma1-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ipe0-ref-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
ipe0-in-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
rt-cdm0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
rt-cdm1-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
rt-cdm2-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
rt-cdm3-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
rt-cdm4-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
|
|
icp0-all-rd {
|
|
parent-node = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@131 {
|
|
|
|
__overlay__ {
|
|
|
|
eusb2_repeater@4f {
|
|
reset-gpio = <0x00>;
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@132 {
|
|
|
|
__overlay__ {
|
|
dummy-supply = <0x00>;
|
|
usb-repeater = <0x00>;
|
|
};
|
|
};
|
|
|
|
fragment@141 {
|
|
|
|
__overlay__ {
|
|
|
|
bt_kiwi {
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@145 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,cnss-kiwi@b0000000 {
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@146 {
|
|
|
|
__overlay__ {
|
|
|
|
cnss_pci0 {
|
|
qcom,iommu-group = <0x00>;
|
|
memory-region = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@147 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,msm-adsp-loader {
|
|
qcom,rproc-handle = <0x00>;
|
|
};
|
|
|
|
qcom,msm-adsp-notify {
|
|
qcom,rproc-handle = <0x00>;
|
|
};
|
|
|
|
ssc_adsp_rproc_phandle {
|
|
qcom,rproc-handle = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@150 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,camera-flash0 {
|
|
flash-source = <0x00>;
|
|
torch-source = <0x00>;
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
};
|
|
|
|
qcom,camera-flash2 {
|
|
flash-source = <0x00>;
|
|
torch-source = <0x00>;
|
|
};
|
|
|
|
qcom,camera-flash3 {
|
|
flash-source = <0x00>;
|
|
torch-source = <0x00>;
|
|
};
|
|
|
|
qcom,camera-flash6 {
|
|
flash-source = <0x00>;
|
|
torch-source = <0x00>;
|
|
};
|
|
|
|
qcom,cam-res-mgr {
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
pinctrl-2 = <0x00>;
|
|
pinctrl-3 = <0x00>;
|
|
pinctrl-4 = <0x00>;
|
|
pinctrl-5 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@151 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,actuator0 {
|
|
cam_vaf-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,eeprom6 {
|
|
cam_vana-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@152 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,actuator3 {
|
|
cam_vaf-supply = <0x00>;
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
|
|
qcom,eeprom3 {
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@153 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,actuator1 {
|
|
cam_vio-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@154 {
|
|
|
|
__overlay__ {
|
|
|
|
qcom,ois@62 {
|
|
cam_vio-supply = <0x00>;
|
|
cam_vdig-supply = <0x00>;
|
|
cam_v_custom1-supply = <0x00>;
|
|
cam_v_custom2-supply = <0x00>;
|
|
pinctrl-0 = <0x00>;
|
|
pinctrl-1 = <0x00>;
|
|
gpios = <0x18>;
|
|
};
|
|
|
|
qcom,actuator6 {
|
|
cam_vio-supply = <0x00>;
|
|
cam_v_custom1-supply = <0x00>;
|
|
gpios = <0x0c>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@164 {
|
|
|
|
__overlay__ {
|
|
|
|
rx-macro@6AC0000 {
|
|
clocks = <0x00>;
|
|
|
|
rx_swr_master {
|
|
|
|
swr_haptics@f0170220 {
|
|
swr-slave-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
lpass-cdc-clk-rsc-mngr {
|
|
clocks = <0x00 0x08 0x10 0x18 0x20 0x28 0x30 0x38>;
|
|
};
|
|
|
|
va-macro@6D44000 {
|
|
|
|
va_swr_master {
|
|
|
|
dmic_swr@58350223 {
|
|
qcom,wcd-handle = <0x00>;
|
|
};
|
|
|
|
dmic_swr@58350222 {
|
|
qcom,wcd-handle = <0x00>;
|
|
};
|
|
|
|
dmic_swr@58350221 {
|
|
qcom,wcd-handle = <0x00>;
|
|
};
|
|
|
|
dmic_swr@58350220 {
|
|
qcom,wcd-handle = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa-macro@6B00000 {
|
|
qcom,wsa-swr-gpios = <0x00>;
|
|
|
|
wsa_swr_master {
|
|
|
|
wsa884x@02170220 {
|
|
qcom,wsa-macro-handle = <0x00>;
|
|
qcom,spkr-sd-n-node = <0x00>;
|
|
};
|
|
|
|
wsa884x@02170221 {
|
|
qcom,wsa-macro-handle = <0x00>;
|
|
qcom,spkr-sd-n-node = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa2-macro@6AA0000 {
|
|
qcom,wsa2-swr-gpios = <0x00>;
|
|
|
|
wsa2_swr_master {
|
|
|
|
wsa884x@02170220 {
|
|
qcom,wsa-macro-handle = <0x00>;
|
|
qcom,spkr-sd-n-node = <0x00>;
|
|
};
|
|
|
|
wsa884x@02170221 {
|
|
qcom,wsa-macro-handle = <0x00>;
|
|
qcom,spkr-sd-n-node = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
wcd939x-codec {
|
|
qcom,tx-slave = <0x00>;
|
|
qcom,rx-slave = <0x00>;
|
|
qcom,wcd-rst-gpio-node = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@165 {
|
|
|
|
__overlay__ {
|
|
|
|
sound {
|
|
qcom,pri-mi2s-gpios = <0x00>;
|
|
qcom,sec-mi2s-gpios = <0x00>;
|
|
qcom,cdc-dmic45-gpios = <0x00>;
|
|
qcom,cdc-dmic23-gpios = <0x00>;
|
|
qcom,cdc-dmic01-gpios = <0x00>;
|
|
};
|
|
|
|
pri_mi2s_pinctrl {
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
tert_mi2s_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
quat_mi2s_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c 0x10 0x14>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c 0x10 0x14>;
|
|
};
|
|
|
|
quin_mi2s_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
sen_mi2s_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
sep_mi2s_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
wsa_swr_clk_data_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
wsa2_swr_clk_data_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
rx_swr_clk_data_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08>;
|
|
pinctrl-0 = <0x00 0x04 0x08>;
|
|
};
|
|
|
|
tx_swr_clk_data_pinctrl {
|
|
pinctrl-1 = <0x00 0x04 0x08 0x0c>;
|
|
pinctrl-0 = <0x00 0x04 0x08 0x0c>;
|
|
};
|
|
|
|
cdc_dmic01_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
cdc_dmic23_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
cdc_dmic45_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
|
|
cdc_dmic67_pinctrl {
|
|
pinctrl-1 = <0x00 0x04>;
|
|
pinctrl-0 = <0x00 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@166 {
|
|
|
|
__overlay__ {
|
|
|
|
wsa_spkr_en1_pinctrl {
|
|
pinctrl-1 = <0x00>;
|
|
pinctrl-0 = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@172 {
|
|
|
|
__overlay__ {
|
|
|
|
cirrus_amps {
|
|
cirrus,amps = <0x00 0x04>;
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@173 {
|
|
|
|
__overlay__ {
|
|
|
|
cs35l43-right@40 {
|
|
pinctrl-0 = <0x00>;
|
|
VP-supply = <0x00>;
|
|
VA-supply = <0x00>;
|
|
};
|
|
|
|
cs35l43-left@41 {
|
|
VP-supply = <0x00>;
|
|
VA-supply = <0x00>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@163 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
quat_mi2s_sck {
|
|
|
|
quat_mi2s_sck_sleep {
|
|
phandle = <0x2a1>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sck_active {
|
|
phandle = <0x29b>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_mi2s_ws {
|
|
|
|
quat_mi2s_ws_sleep {
|
|
phandle = <0x2a2>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_ws_active {
|
|
phandle = <0x29c>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd0 {
|
|
|
|
quat_mi2s_sd0_sleep {
|
|
phandle = <0x2a3>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd0_active {
|
|
phandle = <0x29d>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd1 {
|
|
|
|
quat_mi2s_sd1_sleep {
|
|
phandle = <0x2a4>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd1_active {
|
|
phandle = <0x29e>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd2 {
|
|
|
|
quat_mi2s_sd2_sleep {
|
|
phandle = <0x2a5>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd2_active {
|
|
phandle = <0x29f>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd3 {
|
|
|
|
quat_mi2s_sd3_sleep {
|
|
phandle = <0x2a6>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
|
|
quat_mi2s_sd3_active {
|
|
phandle = <0x2a0>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sck {
|
|
|
|
lpi_i2s1_sck_sleep {
|
|
phandle = <0x2ab>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sck_active {
|
|
phandle = <0x2a7>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_ws {
|
|
|
|
lpi_i2s1_ws_sleep {
|
|
phandle = <0x2ac>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_ws_active {
|
|
phandle = <0x2a8>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sd0 {
|
|
|
|
lpi_i2s1_sd0_sleep {
|
|
phandle = <0x2ad>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sd0_active {
|
|
phandle = <0x2a9>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sd1 {
|
|
|
|
lpi_i2s1_sd1_sleep {
|
|
phandle = <0x2ae>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
|
|
lpi_i2s1_sd1_active {
|
|
phandle = <0x2aa>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sck {
|
|
|
|
lpi_i2s2_sck_sleep {
|
|
phandle = <0x2b3>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sck_active {
|
|
phandle = <0x2af>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_ws {
|
|
|
|
lpi_i2s2_ws_sleep {
|
|
phandle = <0x2b4>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_ws_active {
|
|
phandle = <0x2b0>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sd0 {
|
|
|
|
lpi_i2s2_sd0_sleep {
|
|
phandle = <0x2b5>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sd0_active {
|
|
phandle = <0x2b1>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sd1 {
|
|
|
|
lpi_i2s2_sd1_sleep {
|
|
phandle = <0x2b6>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
|
|
lpi_i2s2_sd1_active {
|
|
phandle = <0x2b2>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sck {
|
|
|
|
lpi_i2s3_sck_sleep {
|
|
phandle = <0x2bb>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sck_active {
|
|
phandle = <0x2b7>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_ws {
|
|
|
|
lpi_i2s3_ws_sleep {
|
|
phandle = <0x2bc>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_ws_active {
|
|
phandle = <0x2b8>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sd0 {
|
|
|
|
lpi_i2s3_sd0_sleep {
|
|
phandle = <0x2bd>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sd0_active {
|
|
phandle = <0x2b9>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sd1 {
|
|
|
|
lpi_i2s3_sd1_sleep {
|
|
phandle = <0x2be>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
|
|
lpi_i2s3_sd1_active {
|
|
phandle = <0x2ba>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sck {
|
|
|
|
lpi_i2s4_sck_sleep {
|
|
phandle = <0x297>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sck_active {
|
|
phandle = <0x293>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_ws {
|
|
|
|
lpi_i2s4_ws_sleep {
|
|
phandle = <0x298>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_ws_active {
|
|
phandle = <0x294>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sd0 {
|
|
|
|
lpi_i2s4_sd0_sleep {
|
|
phandle = <0x299>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sd0_active {
|
|
phandle = <0x295>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sd1 {
|
|
|
|
lpi_i2s4_sd1_sleep {
|
|
phandle = <0x29a>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
|
|
lpi_i2s4_sd1_active {
|
|
phandle = <0x296>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_sck {
|
|
|
|
quat_tdm_sck_sleep {
|
|
phandle = <0x2eb>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
|
|
quat_tdm_sck_active {
|
|
phandle = <0x2ec>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_ws {
|
|
|
|
quat_tdm_ws_sleep {
|
|
phandle = <0x2ed>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
|
|
quat_tdm_ws_active {
|
|
phandle = <0x2ee>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd0 {
|
|
|
|
quat_tdm_sd0_sleep {
|
|
phandle = <0x2ef>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd0_active {
|
|
phandle = <0x2f0>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd1 {
|
|
|
|
quat_tdm_sd1_sleep {
|
|
phandle = <0x2f1>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd1_active {
|
|
phandle = <0x2f2>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd2 {
|
|
|
|
quat_tdm_sd2_sleep {
|
|
phandle = <0x2f3>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd2_active {
|
|
phandle = <0x2f4>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd3 {
|
|
|
|
quat_tdm_sd3_sleep {
|
|
phandle = <0x2f5>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
|
|
quat_tdm_sd3_active {
|
|
phandle = <0x2f6>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sck {
|
|
|
|
lpi_tdm1_sck_sleep {
|
|
phandle = <0x2f7>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sck_active {
|
|
phandle = <0x2f8>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_ws {
|
|
|
|
lpi_tdm1_ws_sleep {
|
|
phandle = <0x2f9>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_ws_active {
|
|
phandle = <0x2fa>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sd0 {
|
|
|
|
lpi_tdm1_sd0_sleep {
|
|
phandle = <0x2fb>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sd0_active {
|
|
phandle = <0x2fc>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sd1 {
|
|
|
|
lpi_tdm1_sd1_sleep {
|
|
phandle = <0x2fd>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
|
|
lpi_tdm1_sd1_active {
|
|
phandle = <0x2fe>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sck {
|
|
|
|
lpi_tdm2_sck_sleep {
|
|
phandle = <0x2ff>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sck_active {
|
|
phandle = <0x300>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_ws {
|
|
|
|
lpi_tdm2_ws_sleep {
|
|
phandle = <0x301>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_ws_active {
|
|
phandle = <0x302>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sd0 {
|
|
|
|
lpi_tdm2_sd0_sleep {
|
|
phandle = <0x303>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sd0_active {
|
|
phandle = <0x304>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sd1 {
|
|
|
|
lpi_tdm2_sd1_sleep {
|
|
phandle = <0x305>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
|
|
lpi_tdm2_sd1_active {
|
|
phandle = <0x306>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sck {
|
|
|
|
lpi_tdm3_sck_sleep {
|
|
phandle = <0x307>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sck_active {
|
|
phandle = <0x308>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_ws {
|
|
|
|
lpi_tdm3_ws_sleep {
|
|
phandle = <0x309>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_ws_active {
|
|
phandle = <0x30a>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sd0 {
|
|
|
|
lpi_tdm3_sd0_sleep {
|
|
phandle = <0x30b>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sd0_active {
|
|
phandle = <0x30c>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sd1 {
|
|
|
|
lpi_tdm3_sd1_sleep {
|
|
phandle = <0x30d>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
|
|
lpi_tdm3_sd1_active {
|
|
phandle = <0x30e>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sck {
|
|
|
|
lpi_tdm4_sck_sleep {
|
|
phandle = <0x30f>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sck_active {
|
|
phandle = <0x310>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_ws {
|
|
|
|
lpi_tdm4_ws_sleep {
|
|
phandle = <0x311>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_ws_active {
|
|
phandle = <0x312>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sd0 {
|
|
|
|
lpi_tdm4_sd0_sleep {
|
|
phandle = <0x313>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sd0_active {
|
|
phandle = <0x314>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sd1 {
|
|
|
|
lpi_tdm4_sd1_sleep {
|
|
phandle = <0x315>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
|
|
lpi_tdm4_sd1_active {
|
|
phandle = <0x316>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_sck {
|
|
|
|
quat_aux_sck_sleep {
|
|
phandle = <0x317>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
|
|
quat_aux_sck_active {
|
|
phandle = <0x318>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_ws {
|
|
|
|
quat_aux_ws_sleep {
|
|
phandle = <0x319>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
|
|
quat_aux_ws_active {
|
|
phandle = <0x31a>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_sd0 {
|
|
|
|
quat_aux_sd0_sleep {
|
|
phandle = <0x31b>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
|
|
quat_aux_sd0_active {
|
|
phandle = <0x31c>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_sd1 {
|
|
|
|
quat_aux_sd1_sleep {
|
|
phandle = <0x31d>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
|
|
quat_aux_sd1_active {
|
|
phandle = <0x31e>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_sd2 {
|
|
|
|
quat_aux_sd2_sleep {
|
|
phandle = <0x31f>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
|
|
quat_aux_sd2_active {
|
|
phandle = <0x320>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
};
|
|
|
|
quat_aux_sd3 {
|
|
|
|
quat_aux_sd3_sleep {
|
|
phandle = <0x321>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
|
|
quat_aux_sd3_active {
|
|
phandle = <0x322>;
|
|
|
|
mux {
|
|
function = "func3";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sck {
|
|
|
|
lpi_aux1_sck_sleep {
|
|
phandle = <0x323>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sck_active {
|
|
phandle = <0x324>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux1_ws {
|
|
|
|
lpi_aux1_ws_sleep {
|
|
phandle = <0x325>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
|
|
lpi_aux1_ws_active {
|
|
phandle = <0x326>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sd0 {
|
|
|
|
lpi_aux1_sd0_sleep {
|
|
phandle = <0x327>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sd0_active {
|
|
phandle = <0x328>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sd1 {
|
|
|
|
lpi_aux1_sd1_sleep {
|
|
phandle = <0x329>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
|
|
lpi_aux1_sd1_active {
|
|
phandle = <0x32a>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sck {
|
|
|
|
lpi_aux2_sck_sleep {
|
|
phandle = <0x32b>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sck_active {
|
|
phandle = <0x32c>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux2_ws {
|
|
|
|
lpi_aux2_ws_sleep {
|
|
phandle = <0x32d>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
|
|
lpi_aux2_ws_active {
|
|
phandle = <0x32e>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sd0 {
|
|
|
|
lpi_aux2_sd0_sleep {
|
|
phandle = <0x32f>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sd0_active {
|
|
phandle = <0x330>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sd1 {
|
|
|
|
lpi_aux2_sd1_sleep {
|
|
phandle = <0x331>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
|
|
lpi_aux2_sd1_active {
|
|
phandle = <0x332>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sck {
|
|
|
|
lpi_aux3_sck_sleep {
|
|
phandle = <0x333>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sck_active {
|
|
phandle = <0x334>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux3_ws {
|
|
|
|
lpi_aux3_ws_sleep {
|
|
phandle = <0x335>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
|
|
lpi_aux3_ws_active {
|
|
phandle = <0x336>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sd0 {
|
|
|
|
lpi_aux3_sd0_sleep {
|
|
phandle = <0x337>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sd0_active {
|
|
phandle = <0x338>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sd1 {
|
|
|
|
lpi_aux3_sd1_sleep {
|
|
phandle = <0x339>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
|
|
lpi_aux3_sd1_active {
|
|
phandle = <0x33a>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sck {
|
|
|
|
lpi_aux4_sck_sleep {
|
|
phandle = <0x33b>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sck_active {
|
|
phandle = <0x33c>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio19";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio19";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux4_ws {
|
|
|
|
lpi_aux4_ws_sleep {
|
|
phandle = <0x33d>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
|
|
lpi_aux4_ws_active {
|
|
phandle = <0x33e>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio20";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio20";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sd0 {
|
|
|
|
lpi_aux4_sd0_sleep {
|
|
phandle = <0x33f>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sd0_active {
|
|
phandle = <0x340>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sd1 {
|
|
|
|
lpi_aux4_sd1_sleep {
|
|
phandle = <0x341>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
|
|
lpi_aux4_sd1_active {
|
|
phandle = <0x342>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio22";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio22";
|
|
};
|
|
};
|
|
};
|
|
|
|
spkr_02_sd_n {
|
|
|
|
spkr_02_sd_n_sleep {
|
|
phandle = <0x2e6>;
|
|
|
|
mux {
|
|
function = "gpio";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
bias-pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
|
|
spkr_02_sd_n_active {
|
|
phandle = <0x2e5>;
|
|
|
|
mux {
|
|
function = "gpio";
|
|
pins = "gpio21";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x10>;
|
|
pins = "gpio21";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa_swr_clk_pin {
|
|
|
|
wsa_swr_clk_sleep {
|
|
phandle = <0x2c1>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
|
|
wsa_swr_clk_active {
|
|
phandle = <0x2bf>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio10";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio10";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa_swr_data_pin {
|
|
|
|
wsa_swr_data_sleep {
|
|
phandle = <0x2c2>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
|
|
wsa_swr_data_active {
|
|
phandle = <0x2c0>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio11";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio11";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa2_swr_clk_pin {
|
|
|
|
wsa2_swr_clk_sleep {
|
|
phandle = <0x2c5>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
|
|
wsa2_swr_clk_active {
|
|
phandle = <0x2c3>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio15";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio15";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa2_swr_data_pin {
|
|
|
|
wsa2_swr_data_sleep {
|
|
phandle = <0x2c6>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
|
|
wsa2_swr_data_active {
|
|
phandle = <0x2c4>;
|
|
|
|
mux {
|
|
function = "func2";
|
|
pins = "gpio16";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio16";
|
|
};
|
|
};
|
|
};
|
|
|
|
tx_swr_clk_sleep {
|
|
phandle = <0x2d1>;
|
|
|
|
mux {
|
|
bias-pull-down;
|
|
input-enable;
|
|
function = "func1";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
drive-strength = <0x02>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
|
|
tx_swr_clk_active {
|
|
phandle = <0x2cd>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio0";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio0";
|
|
};
|
|
};
|
|
|
|
tx_swr_data0_sleep {
|
|
phandle = <0x2d2>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
|
|
tx_swr_data0_active {
|
|
phandle = <0x2ce>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio1";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio1";
|
|
};
|
|
};
|
|
|
|
tx_swr_data1_sleep {
|
|
phandle = <0x2d3>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
|
|
tx_swr_data1_active {
|
|
phandle = <0x2cf>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio2";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio2";
|
|
};
|
|
};
|
|
|
|
tx_swr_data2_sleep {
|
|
phandle = <0x2d4>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio14";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio14";
|
|
};
|
|
};
|
|
|
|
tx_swr_data2_active {
|
|
phandle = <0x2d0>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio14";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio14";
|
|
};
|
|
};
|
|
|
|
rx_swr_clk_sleep {
|
|
phandle = <0x2ca>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
|
|
rx_swr_clk_active {
|
|
phandle = <0x2c7>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio3";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio3";
|
|
};
|
|
};
|
|
|
|
rx_swr_data_sleep {
|
|
phandle = <0x2cb>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
|
|
rx_swr_data_active {
|
|
phandle = <0x2c8>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio4";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio4";
|
|
};
|
|
};
|
|
|
|
rx_swr_data1_sleep {
|
|
phandle = <0x2cc>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
bias-pull-down;
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
|
|
rx_swr_data1_active {
|
|
phandle = <0x2c9>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio5";
|
|
};
|
|
|
|
config {
|
|
bias-bus-hold;
|
|
slew-rate = <0x01>;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio5";
|
|
};
|
|
};
|
|
|
|
dmic01_clk_active {
|
|
phandle = <0x2d5>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
|
|
dmic01_clk_sleep {
|
|
phandle = <0x2d7>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio6";
|
|
};
|
|
|
|
config {
|
|
output-low;
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio6";
|
|
};
|
|
};
|
|
|
|
dmic01_data_active {
|
|
phandle = <0x2d6>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
|
|
dmic01_data_sleep {
|
|
phandle = <0x2d8>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio7";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio7";
|
|
};
|
|
};
|
|
|
|
dmic23_clk_active {
|
|
phandle = <0x2d9>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
|
|
dmic23_clk_sleep {
|
|
phandle = <0x2db>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio8";
|
|
};
|
|
|
|
config {
|
|
output-low;
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio8";
|
|
};
|
|
};
|
|
|
|
dmic23_data_active {
|
|
phandle = <0x2da>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
|
|
dmic23_data_sleep {
|
|
phandle = <0x2dc>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio9";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio9";
|
|
};
|
|
};
|
|
|
|
dmic45_clk_active {
|
|
phandle = <0x2dd>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
|
|
dmic45_clk_sleep {
|
|
phandle = <0x2df>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio12";
|
|
};
|
|
|
|
config {
|
|
output-low;
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio12";
|
|
};
|
|
};
|
|
|
|
dmic45_data_active {
|
|
phandle = <0x2de>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
|
|
dmic45_data_sleep {
|
|
phandle = <0x2e0>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio13";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio13";
|
|
};
|
|
};
|
|
|
|
dmic67_clk_active {
|
|
phandle = <0x2e1>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
|
|
dmic67_clk_sleep {
|
|
phandle = <0x2e3>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio17";
|
|
};
|
|
|
|
config {
|
|
output-low;
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio17";
|
|
};
|
|
};
|
|
|
|
dmic67_data_active {
|
|
phandle = <0x2e2>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
drive-strength = <0x08>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
|
|
dmic67_data_sleep {
|
|
phandle = <0x2e4>;
|
|
|
|
mux {
|
|
function = "func1";
|
|
pins = "gpio18";
|
|
};
|
|
|
|
config {
|
|
input-enable;
|
|
pull-down;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio18";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@164 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
#size-cells = <0x01>;
|
|
#address-cells = <0x01>;
|
|
qcom,lpass-cdc-version = <0x07>;
|
|
qcom,num-macros = <0x04>;
|
|
|
|
lpass-cdc-clk-rsc-mngr {
|
|
clocks = <0x277 0x00 0x278 0x00 0x279 0x00 0x27a 0x00 0x27b 0x00 0x27c 0x00 0x27d 0x00 0x27e 0x00>;
|
|
clock-names = "tx_core_clk", "rx_core_clk", "wsa_core_clk", "wsa2_core_clk", "rx_tx_core_clk", "wsa_tx_core_clk", "wsa2_tx_core_clk", "va_core_clk";
|
|
qcom,va_mclk_mode_muxsel = <0x6e28000>;
|
|
qcom,wsa_mclk_mode_muxsel = <0x6bea100>;
|
|
qcom,rx_mclk_mode_muxsel = <0x6bec0d8>;
|
|
qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
|
|
compatible = "qcom,lpass-cdc-clk-rsc-mngr";
|
|
};
|
|
|
|
va-macro@6D44000 {
|
|
phandle = <0x343>;
|
|
qcom,va-vdd-micb-current = <0x5dc>;
|
|
qcom,va-vdd-micb-voltage = <0x1b7740 0x1b7740>;
|
|
va-vdd-micb = <0xffffffff>;
|
|
va-vdd-micb-supply = <0xffffffff>;
|
|
qcom,va-swr-gpios;
|
|
qcom,is-used-swr-gpio = <0x00>;
|
|
qcom,use-clk-id = <0x03>;
|
|
qcom,default-clk-id = <0x00>;
|
|
qcom,va-island-mode-muxsel = <0x6e28000>;
|
|
qcom,va-clk-mux-select = <0x01>;
|
|
qcom,va-dmic-sample-rate = <0x927c0>;
|
|
clocks = <0xffffffff 0x00>;
|
|
clock-names = "lpass_audio_hw_vote";
|
|
reg = <0x6d44000 0x00>;
|
|
compatible = "qcom,lpass-cdc-va-macro";
|
|
|
|
va_swr_master {
|
|
phandle = <0x344>;
|
|
status = "disabled";
|
|
qcom,is-always-on = <0x01>;
|
|
qcom,swr-mstr-irq-wakeup-capable = <0x01>;
|
|
qcom,swr-clock-stop-mode0 = <0x01>;
|
|
qcom,swr-num-dev = <0x05>;
|
|
qcom,swr-port-mapping = <0x01 0x2d 0x03 0x02 0x2e 0x01 0x02 0x2f 0x02 0x02 0x30 0x04 0x02 0x31 0x08 0x03 0x32 0x01 0x03 0x33 0x02 0x03 0x34 0x04 0x03 0x35 0x08 0x04 0x36 0x01 0x04 0x37 0x02 0x04 0x38 0x04 0x04 0x39 0x08 0x05 0x3a 0x03>;
|
|
qcom,swr-num-ports = <0x05>;
|
|
qcom,swr-wakeup-required = <0x01>;
|
|
interrupt-names = "swr_master_irq", "swr_wake_irq";
|
|
interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
|
|
swrm-io-base = <0x6d30000 0x00>;
|
|
qcom,mipi-sdw-block-packing-mode = <0x01>;
|
|
qcom,swr_master_id = <0x03>;
|
|
clocks = <0xffffffff 0x00 0xffffffff 0x00>;
|
|
clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
|
|
#size-cells = <0x00>;
|
|
#address-cells = <0x02>;
|
|
compatible = "qcom,swr-mstr";
|
|
|
|
wcd939x-tx-slave {
|
|
phandle = <0x289>;
|
|
reg = <0x0e 0x1170223>;
|
|
compatible = "qcom,wcd939x-slave";
|
|
};
|
|
|
|
dmic_swr@58350223 {
|
|
phandle = <0x345>;
|
|
status = "disabled";
|
|
qcom,wcd-handle = <0x27f>;
|
|
qcom,swr-dmic-supply = <0x03>;
|
|
qcom,codec-name = "swr-dmic.04";
|
|
sound-name-prefix = "SWR_MIC3";
|
|
reg = <0x08 0x58350223>;
|
|
compatible = "qcom,swr-dmic";
|
|
};
|
|
|
|
dmic_swr@58350222 {
|
|
phandle = <0x346>;
|
|
status = "disabled";
|
|
qcom,wcd-handle = <0x27f>;
|
|
qcom,swr-dmic-supply = <0x01>;
|
|
qcom,codec-name = "swr-dmic.03";
|
|
sound-name-prefix = "SWR_MIC2";
|
|
reg = <0x08 0x58350222>;
|
|
compatible = "qcom,swr-dmic";
|
|
};
|
|
|
|
dmic_swr@58350221 {
|
|
phandle = <0x347>;
|
|
status = "disabled";
|
|
qcom,wcd-handle = <0x27f>;
|
|
qcom,swr-dmic-supply = <0x01>;
|
|
qcom,codec-name = "swr-dmic.02";
|
|
sound-name-prefix = "SWR_MIC1";
|
|
reg = <0x08 0x58350221>;
|
|
compatible = "qcom,swr-dmic";
|
|
};
|
|
|
|
dmic_swr@58350220 {
|
|
phandle = <0x348>;
|
|
status = "disabled";
|
|
qcom,wcd-handle = <0x27f>;
|
|
qcom,swr-dmic-supply = <0x03>;
|
|
qcom,codec-name = "swr-dmic.01";
|
|
sound-name-prefix = "SWR_MIC0";
|
|
reg = <0x08 0x58350220>;
|
|
compatible = "qcom,swr-dmic";
|
|
};
|
|
};
|
|
};
|
|
|
|
tx-macro@6AE0000 {
|
|
phandle = <0x349>;
|
|
qcom,is-used-swr-gpio = <0x00>;
|
|
qcom,tx-dmic-sample-rate = <0x249f00>;
|
|
qcom,default-clk-id = <0x00>;
|
|
reg = <0x6ae0000 0x00>;
|
|
compatible = "qcom,lpass-cdc-tx-macro";
|
|
};
|
|
|
|
rx-macro@6AC0000 {
|
|
phandle = <0x34a>;
|
|
qcom,is-used-swr-gpio = <0x00>;
|
|
clocks = <0x280 0x00>;
|
|
clock-names = "rx_mclk2_2x_clk";
|
|
qcom,default-clk-id = <0x05>;
|
|
qcom,rx-bcl-pmic-params = [00 03 48];
|
|
qcom,rx_mclk_mode_muxsel = <0x6bec0d8>;
|
|
qcom,rx-swr-gpios;
|
|
reg = <0x6ac0000 0x00>;
|
|
compatible = "qcom,lpass-cdc-rx-macro";
|
|
|
|
rx_swr_master {
|
|
phandle = <0x34b>;
|
|
status = "disabled";
|
|
qcom,swr-clock-stop-mode0 = <0x01>;
|
|
qcom,swr-num-dev = <0x02>;
|
|
qcom,swr-port-mapping = <0x01 0x0e 0x01 0x01 0x0f 0x02 0x02 0x12 0x03 0x03 0x10 0x01 0x03 0x11 0x02 0x04 0x13 0x01 0x05 0x14 0x01 0x05 0x15 0x02 0x06 0x16 0x01 0x07 0x17 0x03 0x08 0x18 0x03 0x09 0x3b 0x01 0x09 0x3c 0x02 0x0a 0x1a 0x03 0x0b 0x1b 0x03 0x0c 0x1c 0x03>;
|
|
qcom,swr-num-ports = <0x0c>;
|
|
interrupt-names = "swr_master_irq";
|
|
interrupts = <0x00 0x9b 0x04>;
|
|
swrm-io-base = <0x6ad0000 0x00>;
|
|
qcom,mipi-sdw-block-packing-mode = <0x01>;
|
|
qcom,swr_master_id = <0x02>;
|
|
clocks = <0xffffffff 0x00 0xffffffff 0x00>;
|
|
clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
|
|
#size-cells = <0x00>;
|
|
#address-cells = <0x02>;
|
|
compatible = "qcom,swr-mstr";
|
|
|
|
swr_haptics@f0170220 {
|
|
phandle = <0x34c>;
|
|
qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x16>;
|
|
swr-slave-supply = <0x14e>;
|
|
reg = <0x02 0xf0170220>;
|
|
compatible = "qcom,pm8550b-swr-haptics";
|
|
};
|
|
|
|
wcd939x-rx-slave {
|
|
phandle = <0x288>;
|
|
reg = <0x0e 0x1170224>;
|
|
compatible = "qcom,wcd939x-slave";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa-macro@6B00000 {
|
|
phandle = <0x283>;
|
|
status = "disabled";
|
|
#cooling-cells = <0x02>;
|
|
qcom,noise-gate-mode = <0x02>;
|
|
qcom,thermal-max-state = <0x0b>;
|
|
qcom,default-clk-id = <0x06>;
|
|
qcom,wsa-bcl-pmic-params = [00 03 48];
|
|
qcom,wsa-system-gains = <0x00 0x09 0x00 0x09>;
|
|
qcom,wsa-rloads = <0x02 0x02>;
|
|
qcom,wsa-bat-cfgs = <0x01 0x01>;
|
|
qcom,wsa-swr-gpios = <0x281>;
|
|
wsa_data_fs_ctl_reg = <0x6b6f000>;
|
|
reg = <0x6b00000 0x00>;
|
|
compatible = "qcom,lpass-cdc-wsa-macro";
|
|
|
|
wsa_swr_master {
|
|
phandle = <0x34d>;
|
|
status = "disabled";
|
|
qcom,dynamic-port-map-supported = <0x00>;
|
|
qcom,swr-num-dev = <0x02>;
|
|
qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x04 0x01 0x05 0x05 0x0f 0x06 0x06 0x03 0x07 0x07 0x03 0x08 0x08 0x03 0x09 0x09 0x03 0x0a 0x0a 0x03 0x0b 0x0b 0x03 0x0c 0x0c 0x03 0x0d 0x0d 0x03>;
|
|
qcom,swr-clock-stop-mode0 = <0x01>;
|
|
qcom,swr-num-ports = <0x0d>;
|
|
interrupt-names = "swr_master_irq";
|
|
interrupts = <0x00 0xaa 0x04>;
|
|
swrm-io-base = <0x6b10000 0x00>;
|
|
qcom,mipi-sdw-block-packing-mode = <0x00>;
|
|
qcom,swr_master_id = <0x01>;
|
|
clocks = <0xffffffff 0x00 0xffffffff 0x00>;
|
|
clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
|
|
#size-cells = <0x00>;
|
|
#address-cells = <0x02>;
|
|
compatible = "qcom,swr-mstr";
|
|
|
|
wsa884x@02170220 {
|
|
phandle = <0x34e>;
|
|
status = "disabled";
|
|
sound-name-prefix = "SpkrLeft";
|
|
qcom,cdc-static-supplies = "cdc-vdd-1p8";
|
|
qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-1p8-current = <0x4e20>;
|
|
qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-1p8-supply = <0xffffffff>;
|
|
qcom,swr-wsa-port-params = <0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00>;
|
|
qcom,wsa-macro-handle = <0x283>;
|
|
qcom,lpass-cdc-handle = <0xffffffff>;
|
|
qcom,spkr-sd-n-node = <0x282>;
|
|
reg = <0x04 0x2170220>;
|
|
compatible = "qcom,wsa884x";
|
|
};
|
|
|
|
wsa884x@02170221 {
|
|
phandle = <0x34f>;
|
|
status = "disabled";
|
|
sound-name-prefix = "SpkrRight";
|
|
qcom,cdc-static-supplies = "cdc-vdd-1p8";
|
|
qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-1p8-current = <0x4e20>;
|
|
qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-1p8-supply = <0xffffffff>;
|
|
qcom,swr-wsa-port-params = <0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00>;
|
|
qcom,wsa-macro-handle = <0x283>;
|
|
qcom,lpass-cdc-handle = <0xffffffff>;
|
|
qcom,spkr-sd-n-node = <0x284>;
|
|
reg = <0x04 0x2170221>;
|
|
compatible = "qcom,wsa884x";
|
|
};
|
|
};
|
|
};
|
|
|
|
wsa2-macro@6AA0000 {
|
|
phandle = <0x286>;
|
|
status = "disabled";
|
|
#cooling-cells = <0x02>;
|
|
qcom,noise-gate-mode = <0x02>;
|
|
qcom,thermal-max-state = <0x0b>;
|
|
qcom,default-clk-id = <0x07>;
|
|
qcom,wsa2-bcl-pmic-params = [00 03 48];
|
|
qcom,wsa-system-gains = <0x00 0x09 0x00 0x09>;
|
|
qcom,wsa-rloads = <0x02 0x02>;
|
|
qcom,wsa-bat-cfgs = <0x01 0x01>;
|
|
qcom,wsa2-swr-gpios = <0x285>;
|
|
wsa_data_fs_ctl_reg = <0x6b6f000>;
|
|
reg = <0x6aa0000 0x00>;
|
|
compatible = "qcom,lpass-cdc-wsa2-macro";
|
|
|
|
wsa2_swr_master {
|
|
phandle = <0x350>;
|
|
status = "disabled";
|
|
qcom,dynamic-port-map-supported = <0x00>;
|
|
qcom,swr-num-dev = <0x02>;
|
|
qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x04 0x01 0x05 0x05 0x0f 0x06 0x06 0x03 0x07 0x07 0x03 0x08 0x08 0x03 0x09 0x09 0x03 0x0a 0x0a 0x03 0x0b 0x0b 0x03 0x0c 0x0c 0x03 0x0d 0x0d 0x03>;
|
|
qcom,swr-clock-stop-mode0 = <0x01>;
|
|
qcom,swr-num-ports = <0x0d>;
|
|
interrupt-names = "swr_master_irq";
|
|
interrupts = <0x00 0xab 0x04>;
|
|
swrm-io-base = <0x6ab0000 0x00>;
|
|
qcom,mipi-sdw-block-packing-mode = <0x00>;
|
|
qcom,swr_master_id = <0x04>;
|
|
clocks = <0xffffffff 0x00 0xffffffff 0x00>;
|
|
clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
|
|
#size-cells = <0x00>;
|
|
#address-cells = <0x02>;
|
|
compatible = "qcom,swr-mstr";
|
|
|
|
wsa884x@02170220 {
|
|
phandle = <0x351>;
|
|
status = "disabled";
|
|
sound-name-prefix = "Spkr2Left";
|
|
qcom,cdc-static-supplies = "cdc-vdd-1p8";
|
|
qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-1p8-current = <0x4e20>;
|
|
qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-1p8-supply = <0xffffffff>;
|
|
qcom,swr-wsa-port-params = <0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00 0x01 0x00 0x03 0x00 0x05 0x00 0x00 0x00 0x06 0x00 0x00 0x00>;
|
|
qcom,wsa-macro-handle = <0x286>;
|
|
qcom,lpass-cdc-handle = <0xffffffff>;
|
|
qcom,spkr-sd-n-node = <0x282>;
|
|
reg = <0x04 0x2170220>;
|
|
compatible = "qcom,wsa884x_2";
|
|
};
|
|
|
|
wsa884x@02170221 {
|
|
phandle = <0x352>;
|
|
status = "disabled";
|
|
sound-name-prefix = "Spkr2Right";
|
|
qcom,cdc-static-supplies = "cdc-vdd-1p8";
|
|
qcom,cdc-vdd-1p8-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-1p8-current = <0x4e20>;
|
|
qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-1p8-supply = <0xffffffff>;
|
|
qcom,swr-wsa-port-params = <0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00 0x02 0x00 0x04 0x00 0x15 0x00 0x09 0x00 0x0d 0x00 0x19 0x00>;
|
|
qcom,wsa-macro-handle = <0x286>;
|
|
qcom,lpass-cdc-handle = <0xffffffff>;
|
|
qcom,spkr-sd-n-node = <0x284>;
|
|
reg = <0x04 0x2170221>;
|
|
compatible = "qcom,wsa884x_2";
|
|
};
|
|
};
|
|
};
|
|
|
|
wcd939x-codec {
|
|
phandle = <0x27f>;
|
|
status = "disabled";
|
|
qcom,cdc-on-demand-supplies = "cdc-vdd-buck", "cdc-vdd-px";
|
|
qcom,cdc-static-supplies = "cdc-vdd-rx", "cdc-vdd-tx", "cdc-vdd-mic-bias";
|
|
qcom,cdc-micbias4-mv = <0x708>;
|
|
qcom,cdc-micbias3-mv = <0x708>;
|
|
qcom,cdc-micbias2-mv = <0x708>;
|
|
qcom,cdc-micbias1-mv = <0x708>;
|
|
qcom,cdc-vdd-px-rem-supported = <0x01>;
|
|
qcom,cdc-vdd-px-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-px-current = <0x1388>;
|
|
qcom,cdc-vdd-px-voltage = <0x124f80 0x124f80>;
|
|
cdc-vdd-px-supply = <0xffffffff>;
|
|
qcom,cdc-vdd-mic-bias-current = <0x7530>;
|
|
qcom,cdc-vdd-mic-bias-voltage = "", "2K", "", "2K";
|
|
cdc-vdd-mic-bias-supply = <0xffffffff>;
|
|
qcom,cdc-vdd-buck-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-buck-current = <0x9eb10>;
|
|
qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-buck-supply = <0xffffffff>;
|
|
qcom,cdc-vdd-tx-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-tx-current = <0x7530>;
|
|
qcom,cdc-vdd-tx-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-tx-supply = <0xffffffff>;
|
|
qcom,cdc-vdd-rx-lpm-supported = <0x01>;
|
|
qcom,cdc-vdd-rx-current = <0x7530>;
|
|
qcom,cdc-vdd-rx-voltage = <0x1b7740 0x1b7740>;
|
|
cdc-vdd-rx-supply = <0xffffffff>;
|
|
qcom,tx-slave = <0x289>;
|
|
qcom,rx-slave = <0x288>;
|
|
qcom,wcd-rst-gpio-node = <0x287>;
|
|
qcom,swr-tx-port-params = <0x00 0x01 0x00 0x02 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
|
|
qcom,tx_swr_ch_map = <0x00 0x1e 0x01 0x00 0x2e 0x00 0x1f 0x02 0x00 0x2f 0x01 0x20 0x01 0x00 0x30 0x01 0x21 0x02 0x00 0x31 0x02 0x22 0x01 0x00 0x32 0x02 0x23 0x02 0x00 0x33 0x02 0x1d 0x04 0x00 0x34 0x02 0x24 0x04 0x00 0x34 0x02 0x25 0x08 0x00 0x35 0x03 0x26 0x01 0x00 0x36 0x03 0x27 0x02 0x00 0x37 0x03 0x28 0x04 0x00 0x38 0x03 0x29 0x08 0x00 0x39>;
|
|
qcom,rx_swr_ch_map = <0x00 0x0e 0x01 0x00 0x0e 0x00 0x0f 0x02 0x00 0x0f 0x01 0x12 0x01 0x00 0x12 0x02 0x10 0x01 0x00 0x10 0x02 0x11 0x02 0x00 0x11 0x03 0x13 0x01 0x00 0x13 0x04 0x14 0x01 0x00 0x14 0x04 0x15 0x02 0x00 0x15 0x05 0x3b 0x01 0x00 0x3b 0x05 0x3c 0x02 0x00 0x3c>;
|
|
qcom,split-codec = <0x01>;
|
|
compatible = "qcom,wcd939x-codec";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@165 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
sound {
|
|
phandle = <0x353>;
|
|
cirrus-codec-dai-name = "cs35l43-pcm", "cs35l43-pcm";
|
|
cirrus-codec-name = "cs35l43.18-0040", "cs35l43.18-0041";
|
|
cirrus-amp-conf = <0x32>;
|
|
wcd939x-i2c-handle;
|
|
qcom,pri-mi2s-gpios = <0x28e>;
|
|
qcom,wcd-disabled = <0x01>;
|
|
qcom,tdm-audio-intf = <0x01>;
|
|
qcom,sec-mi2s-gpios = <0x28d>;
|
|
qcom,upd_ear_pa_reg_addr;
|
|
qcom,upd_lpass_reg_addr;
|
|
qcom,upd_backends_used = [00];
|
|
qcom,msm_audio_ssr_devs = <0xffffffff 0xffffffff 0xffffffff>;
|
|
qcom,wsa-max-devs = <0x00>;
|
|
asoc-codec-names = "msm-stub-codec.1", "lpass-cdc";
|
|
asoc-codec = <0xffffffff 0xffffffff>;
|
|
qcom,cdc-dmic45-gpios = <0x28c>;
|
|
qcom,cdc-dmic23-gpios = <0x28b>;
|
|
qcom,cdc-dmic01-gpios = <0x28a>;
|
|
qcom,msm-mbhc-gnd-swh = <0x00>;
|
|
qcom,msm-mbhc-hphl-swh = <0x00>;
|
|
qcom,msm-mbhc-usbc-audio-supported = <0x00>;
|
|
qcom,audio-routing = "TX DMIC0", "Digital Mic0", "TX DMIC1", "Digital Mic1", "TX DMIC2", "Digital Mic2", "TX DMIC3", "Digital Mic3", "TX DMIC4", "Digital Mic4", "TX DMIC5", "Digital Mic5", "VA DMIC0", "Digital Mic0", "VA DMIC1", "Digital Mic1", "VA DMIC2", "Digital Mic2", "VA DMIC3", "Digital Mic3", "VA DMIC4", "Digital Mic4", "VA DMIC5", "Digital Mic5", "Digital Mic0", "VA MIC BIAS", "Digital Mic1", "VA MIC BIAS", "Digital Mic2", "VA MIC BIAS", "Digital Mic3", "VA MIC BIAS", "Digital Mic4", "VA MIC BIAS", "Digital Mic5", "VA MIC BIAS";
|
|
qcom,audio-core-list = <0x00 0x01 0x02 0x03>;
|
|
qcom,mi2s-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,tdm-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,tdm-max-slots = <0x04>;
|
|
qcom,ext-disp-audio-rx = <0x01>;
|
|
qcom,wcn-bt = <0x01>;
|
|
qcom,mi2s-tdm-is-hw-vote-needed = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
|
|
qcom,model = "pineapple-mtp-snd-card";
|
|
};
|
|
|
|
pri_mi2s_pinctrl {
|
|
phandle = <0x28e>;
|
|
#gpio-cells = <0x00>;
|
|
pinctrl-1 = <0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
|
|
pinctrl-0 = <0x28f 0x290 0x291 0x292>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "okay";
|
|
};
|
|
|
|
fm_i2s1_pinctrl {
|
|
phandle = <0x354>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
pinctrl-1 = <0xffffffff 0xffffffff 0xffffffff>;
|
|
pinctrl-0 = <0xffffffff 0xffffffff 0xffffffff>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
tert_mi2s_pinctrl {
|
|
phandle = <0x355>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb9 0xbb>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x297 0x298 0x299 0x29a>;
|
|
pinctrl-0 = <0x293 0x294 0x295 0x296>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "disabled";
|
|
};
|
|
|
|
quat_mi2s_pinctrl {
|
|
phandle = <0x356>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xa6 0xa9>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6>;
|
|
pinctrl-0 = <0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "disabled";
|
|
};
|
|
|
|
quin_mi2s_pinctrl {
|
|
phandle = <0x357>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xab 0xac 0xae>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2ab 0x2ac 0x2ad 0x2ae>;
|
|
pinctrl-0 = <0x2a7 0x2a8 0x2a9 0x2aa>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "disabled";
|
|
};
|
|
|
|
sen_mi2s_pinctrl {
|
|
phandle = <0x358>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb0 0xb5>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2b3 0x2b4 0x2b5 0x2b6>;
|
|
pinctrl-0 = <0x2af 0x2b0 0x2b1 0x2b2>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "disabled";
|
|
};
|
|
|
|
sep_mi2s_pinctrl {
|
|
phandle = <0x359>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb1 0xb6>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2bb 0x2bc 0x2bd 0x2be>;
|
|
pinctrl-0 = <0x2b7 0x2b8 0x2b9 0x2ba>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
status = "disabled";
|
|
};
|
|
|
|
wsa_swr_clk_data_pinctrl {
|
|
phandle = <0x281>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb0>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2c1 0x2c2>;
|
|
pinctrl-0 = <0x2bf 0x2c0>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
wsa2_swr_clk_data_pinctrl {
|
|
phandle = <0x285>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb5>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2c5 0x2c6>;
|
|
pinctrl-0 = <0x2c3 0x2c4>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
rx_swr_clk_data_pinctrl {
|
|
phandle = <0x35a>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xa9>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2ca 0x2cb 0x2cc>;
|
|
pinctrl-0 = <0x2c7 0x2c8 0x2c9>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
tx_swr_clk_data_pinctrl {
|
|
phandle = <0x35b>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xa6>;
|
|
qcom,chip-wakeup-default-val = <0x01>;
|
|
qcom,chip-wakeup-maskbit = <0x07>;
|
|
qcom,chip-wakeup-reg = <0xf1a6008>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2d1 0x2d2 0x2d3 0x2d4>;
|
|
pinctrl-0 = <0x2cd 0x2ce 0x2cf 0x2d0>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
cdc_dmic01_pinctrl {
|
|
phandle = <0x28a>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xab 0xac>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2d7 0x2d8>;
|
|
pinctrl-0 = <0x2d5 0x2d6>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
cdc_dmic23_pinctrl {
|
|
phandle = <0x28b>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xae>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2db 0x2dc>;
|
|
pinctrl-0 = <0x2d9 0x2da>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
cdc_dmic45_pinctrl {
|
|
phandle = <0x28c>;
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb1>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2df 0x2e0>;
|
|
pinctrl-0 = <0x2dd 0x2de>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
cdc_dmic67_pinctrl {
|
|
phandle = <0x35c>;
|
|
status = "disabled";
|
|
#gpio-cells = <0x00>;
|
|
qcom,tlmm-pins = <0xb6>;
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2e3 0x2e4>;
|
|
pinctrl-0 = <0x2e1 0x2e2>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@166 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
wsa_spkr_en1_pinctrl {
|
|
phandle = <0x282>;
|
|
status = "disabled";
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0x2e6>;
|
|
pinctrl-0 = <0x2e5>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
wsa_spkr_en2_pinctrl {
|
|
phandle = <0x284>;
|
|
status = "disabled";
|
|
qcom,lpi-gpios;
|
|
pinctrl-1 = <0xffffffff>;
|
|
pinctrl-0 = <0xffffffff>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
msm_cdc_pinctrl@32 {
|
|
phandle = <0x287>;
|
|
status = "disabled";
|
|
pinctrl-1 = <0xffffffff>;
|
|
pinctrl-0 = <0xffffffff>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
|
|
va_core_clk {
|
|
phandle = <0x27e>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x307>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x02>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
wsa_core_clk {
|
|
phandle = <0x279>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x309>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x03>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
wsa2_core_clk {
|
|
phandle = <0x27a>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x310>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x0c>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
rx_core_clk {
|
|
phandle = <0x278>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x30e>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x1588800>;
|
|
qcom,codec-ext-clk-src = <0x05>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
rx_core_tx_clk {
|
|
phandle = <0x27b>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x312>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x0d>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
tx_core_clk {
|
|
phandle = <0x277>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x30c>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x07>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
wsa_core_tx_clk {
|
|
phandle = <0x27c>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x314>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x0e>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
wsa2_core_tx_clk {
|
|
phandle = <0x27d>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x316>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x0f>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
|
|
rx_mclk2_2x_clk {
|
|
phandle = <0x280>;
|
|
#clock-cells = <0x01>;
|
|
qcom,codec-lpass-clk-id = <0x318>;
|
|
qcom,codec-lpass-ext-clk-freq = <0x124f800>;
|
|
qcom,codec-ext-clk-src = <0x10>;
|
|
compatible = "qcom,audio-ref-clk";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@167 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
cs35l43_gpio_default {
|
|
phandle = <0x2ea>;
|
|
|
|
mux {
|
|
function = "gpio";
|
|
pins = "gpio14", "gpio99", "gpio125";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
drive-strength = <0x02>;
|
|
pins = "gpio14", "gpio99", "gpio125";
|
|
};
|
|
};
|
|
|
|
tdm0_clk_active {
|
|
phandle = <0x28f>;
|
|
|
|
mux {
|
|
function = "i2s0_sck";
|
|
pins = "gpio126";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio126";
|
|
};
|
|
};
|
|
|
|
tdm0_ws_active {
|
|
phandle = <0x290>;
|
|
|
|
mux {
|
|
function = "i2s0_ws";
|
|
pins = "gpio129";
|
|
};
|
|
|
|
config {
|
|
output-high;
|
|
bias-disable;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio129";
|
|
};
|
|
};
|
|
|
|
tdm0_din_active {
|
|
phandle = <0x291>;
|
|
|
|
mux {
|
|
function = "i2s0_data0";
|
|
pins = "gpio127";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio127";
|
|
};
|
|
};
|
|
|
|
tdm0_dout_active {
|
|
phandle = <0x292>;
|
|
|
|
mux {
|
|
function = "i2s0_data1";
|
|
pins = "gpio128";
|
|
};
|
|
|
|
config {
|
|
bias-disable;
|
|
drive-strength = <0x04>;
|
|
pins = "gpio128";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@168 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
i2c18 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@980000";
|
|
};
|
|
};
|
|
|
|
fragment@169 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,num-macros = <0x03>;
|
|
};
|
|
};
|
|
|
|
fragment@170 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
sec_mi2s_pinctrl {
|
|
phandle = <0x28d>;
|
|
#gpio-cells = <0x00>;
|
|
pinctrl-1 = <0xffffffff 0xffffffff 0xffffffff>;
|
|
pinctrl-0 = <0xffffffff 0xffffffff 0xffffffff>;
|
|
pinctrl-names = "aud_active", "aud_sleep";
|
|
compatible = "qcom,msm-cdc-pinctrl";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@171 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
qcom,min_required_resumes = <0x05>;
|
|
qcom,wait_time_lpm_overall = <0x3c>;
|
|
qcom,wait_time_lpi = <0x1e>;
|
|
qcom,wait_time_lpm = <0x1e>;
|
|
};
|
|
};
|
|
|
|
fragment@172 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
|
|
sec-audio-sysfs {
|
|
audio,num-amp = <0x02>;
|
|
audio,no-earjack;
|
|
status = "okay";
|
|
compatible = "samsung,audio-sysfs";
|
|
};
|
|
|
|
snd-debug-proc {
|
|
status = "okay";
|
|
compatible = "samsung,snd-debug-proc";
|
|
};
|
|
|
|
dummy_vreg {
|
|
phandle = <0x2e9>;
|
|
regulator-always-on;
|
|
regulator-name = "dummy_vreg";
|
|
status = "ok";
|
|
compatible = "regulator-fixed";
|
|
};
|
|
|
|
cirrus_amps {
|
|
cirrus,amps = <0x2e7 0x2e8>;
|
|
cirrus,num-amps = <0x02>;
|
|
compatible = "cirrus-amp";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@173 {
|
|
target = <0xffffffff>;
|
|
|
|
__overlay__ {
|
|
status = "ok";
|
|
qcom,clk-freq-out = <0xf4240>;
|
|
|
|
cs35l43-right@40 {
|
|
phandle = <0x2e8>;
|
|
pinctrl-0 = <0x2ea>;
|
|
pinctrl-names = "default";
|
|
cirrus,hw-noise-gate-threshold = <0x06>;
|
|
cirrus,hw-noise-gate-delay = <0x04>;
|
|
cirrus,hw-noise-gate-select = <0x3f>;
|
|
cirrus,dsp-noise-gate-threshold = <0x06>;
|
|
cirrus,dsp-noise-gate-delay = <0x04>;
|
|
cirrus,dsp-noise-gate-enable;
|
|
cirrus,vpbr-thld = <0x06>;
|
|
cirrus,vpbr-max-att = <0x02>;
|
|
cirrus,vpbr-atk-vol = <0x05>;
|
|
cirrus,vpbr-atk-rate = <0x00>;
|
|
cirrus,vpbr-wait = <0x00>;
|
|
cirrus,vpbr-rel-rate = <0x00>;
|
|
cirrus,vpbr-enable;
|
|
cirrus,bst-ipk-ma = <0xfa0>;
|
|
cirrus,bd-max-temp = <0x6e>;
|
|
cirrus,bd-suffix = "_1";
|
|
cirrus,mfd-suffix = "_r";
|
|
cirrus,asp-sdout-hiz = <0x03>;
|
|
cirrus,gpio2-src-sel = <0x02>;
|
|
cirrus,dsp-part-name = "cs35l43-bot";
|
|
VP-supply = <0x2e9>;
|
|
VA-supply = <0x2e9>;
|
|
reset-gpios = <0xffffffff 0x7d 0x00>;
|
|
interrupts = <0x63 0x00>;
|
|
interrupt-parent = <0xffffffff>;
|
|
reg = <0x40>;
|
|
compatible = "cirrus,cs35l43";
|
|
#sound-dai-cells = <0x01>;
|
|
};
|
|
|
|
cs35l43-left@41 {
|
|
phandle = <0x2e7>;
|
|
cirrus,low-pwr-mode-standby;
|
|
cirrus,hw-noise-gate-threshold = <0x06>;
|
|
cirrus,hw-noise-gate-delay = <0x04>;
|
|
cirrus,hw-noise-gate-select = <0x3f>;
|
|
cirrus,dsp-noise-gate-threshold = <0x06>;
|
|
cirrus,dsp-noise-gate-delay = <0x04>;
|
|
cirrus,dsp-noise-gate-enable;
|
|
cirrus,vpbr-thld = <0x06>;
|
|
cirrus,vpbr-max-att = <0x02>;
|
|
cirrus,vpbr-atk-vol = <0x05>;
|
|
cirrus,vpbr-atk-rate = <0x00>;
|
|
cirrus,vpbr-wait = <0x00>;
|
|
cirrus,vpbr-rel-rate = <0x00>;
|
|
cirrus,vpbr-enable;
|
|
cirrus,bst-ipk-ma = <0x1004>;
|
|
cirrus,bd-max-temp = <0x64>;
|
|
cirrus,bd-suffix = "_0";
|
|
cirrus,mfd-suffix = [00];
|
|
cirrus,asp-sdout-hiz = <0x03>;
|
|
cirrus,gpio2-src-sel = <0x02>;
|
|
cirrus,dsp-part-name = "cs35l43-rcv";
|
|
VP-supply = <0x2e9>;
|
|
VA-supply = <0x2e9>;
|
|
reset-gpios = <0xffffffff 0x0e 0x00>;
|
|
interrupts = <0x63 0x00>;
|
|
interrupt-parent = <0xffffffff>;
|
|
reg = <0x41>;
|
|
compatible = "cirrus,cs35l43";
|
|
#sound-dai-cells = <0x01>;
|
|
};
|
|
};
|
|
};
|
|
};
|