Philipp Zabel
f5786b8e93
ARM i.MX53: Fix UART pad configuration
...
The current default pad configuration for UART RX and TX pads sets a 360k
pull-down and writes 1 to a reserved bit (1 << 0). It doesn't seem right to
me that in idle state, the UART has to keep the signal high against a
pull-down resistor.
This patch instead sets a 100k pull-up, which incidentally corresponds to the
register reset value for all but one (MX53_PAD_KEY_ROW0__UART4_RXD_MUX) pad,
and removes the write to the reserved bit.
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
2013-07-15 08:28:05 +08:00
..
2013-07-15 08:28:05 +08:00
2013-07-06 14:09:38 -07:00
2013-07-13 15:00:26 -07:00
2013-05-22 22:01:35 +01:00
2013-07-13 15:00:26 -07:00
2013-07-13 14:58:36 -07:00
2013-07-03 13:21:40 -07:00
2013-04-03 16:45:50 +01:00
2013-07-09 10:33:29 -07:00
2013-05-14 09:48:40 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-13 12:09:57 -07:00
2013-07-11 22:17:56 +02:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-13 15:00:26 -07:00
2013-07-09 10:33:29 -07:00
2013-05-02 09:03:55 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 18:24:39 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-13 15:00:26 -07:00
2013-06-24 16:23:36 +02:00
2013-07-11 22:17:56 +02:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-06 14:09:38 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 18:24:39 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-06-21 20:06:30 +02:00
2013-07-09 10:33:29 -07:00
2013-07-13 15:00:26 -07:00
2013-07-11 22:17:56 +02:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-06-21 09:21:02 +02:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-10 11:10:27 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-13 15:00:26 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-06-25 13:26:58 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-03 11:54:50 -07:00
2013-07-09 10:33:29 -07:00
2013-07-02 13:43:38 -07:00
2013-07-03 09:46:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-09 10:33:29 -07:00
2013-07-05 23:07:39 +02:00
2013-07-13 14:58:36 -07:00
2013-05-20 14:03:50 -07:00
2013-07-09 10:33:29 -07:00
2013-07-06 14:09:38 -07:00
2013-07-06 14:09:38 -07:00
2013-07-06 14:09:38 -07:00
2013-07-06 14:09:38 -07:00
2013-05-22 22:01:37 +01:00
2013-07-04 11:41:12 +00:00
2013-07-13 14:58:36 -07:00
2013-06-17 15:13:18 +01:00
2013-07-12 10:59:39 -07:00
2013-07-03 09:46:29 -07:00