Ulf Hansson e9d7b4b569 mfd: db8500-prcmu: Update stored DSI PLL divider value
Previously the DSI PLL divider rate was initialised statically and
assumed to be 1. Before the common clock framework was enabled for
ux500, a call to clk_set_rate() would always update the HW registers
no matter what the current setting was.

This patch makes sure the actual hw settings and the sw assumed
settings are matched.

Signed-off-by: Paer-Olof Haakansson <par-olof.hakansson@stericsson.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
signed-off-by: Lee Jones <lee.jones@linaro.org>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
2013-05-17 00:42:34 +02:00
..
2012-11-28 12:22:27 -08:00
2012-07-16 15:00:32 +02:00
2013-04-05 11:20:14 +02:00
2012-11-28 12:22:27 -08:00
2013-04-05 11:20:13 +02:00
2012-11-28 12:22:27 -08:00
2013-04-08 17:25:28 +02:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:20:19 -08:00
2012-11-28 12:22:27 -08:00
2012-09-23 20:51:34 +02:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2013-04-19 00:45:20 +02:00
2013-02-14 00:22:59 +01:00
2013-04-19 18:29:18 +02:00
2013-04-19 18:29:18 +02:00
2013-04-19 18:29:18 +02:00
2013-04-19 18:40:05 +02:00
2012-11-28 12:22:27 -08:00
2013-04-08 17:28:29 +02:00
2013-04-09 12:18:16 +02:00
2013-04-08 17:25:29 +02:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:22:27 -08:00
2013-02-14 00:22:54 +01:00
2012-11-28 12:22:27 -08:00
2013-04-08 17:25:27 +02:00
2012-11-28 12:22:27 -08:00
2012-11-28 12:20:19 -08:00