Niklas Söderlund df95e42e1f edac: i5100 ack error detection register after each read
If I only ack the detection register after a error have been detected
I'm unable to reliably detect errors. I have verified this behavior
using both an error injection DIMM and software to inject errors.

I can't find any documentation supporting this behavior in Intel 5100
Memory Controller Hub Chipset, see 1. So this is all based on
experimentation.

[1] Intel® 5100 Memory Controller Hub Chipset
    http://www.intel.com/content/dam/doc/datasheet/5100-
	memory-controller-hub-chipset-datasheet.pdf

Signed-off-by: Niklas Söderlund <niklas.soderlund@ericsson.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
2012-03-21 15:22:49 -03:00
..
2012-02-06 14:37:52 -05:00
2012-01-26 18:36:48 +00:00
2012-02-02 14:00:43 +05:30
2012-02-09 15:41:29 -05:00
2012-03-08 17:21:51 -08:00
2012-02-27 10:09:52 -06:00
2012-02-01 19:35:21 +01:00
2012-02-13 11:57:58 -07:00
2012-02-01 15:26:00 -05:00
2012-01-13 10:12:23 -08:00
2012-01-02 13:04:55 +01:00
2012-01-11 23:58:47 -05:00