Douglas Leung dc34b05fea MIPS: Fix decoding of c0_config1 for MIPSxx caches with 32 ways per set.
This affects certain 4Kc cores.

Signed-off-by: Douglas Leung <douglas@mips.com>
Signed-off-by: Steven J. Hill <sjhill@mips.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3855/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2012-07-19 11:23:43 +02:00
..
2012-06-30 16:01:50 -07:00
2012-06-04 17:47:34 -04:00
2012-06-01 12:58:52 -04:00
2012-06-02 10:38:19 -04:00
2012-06-01 12:58:52 -04:00
2012-06-01 12:58:52 -04:00
2012-06-01 12:58:52 -04:00
2012-06-05 14:10:23 +09:00
2012-06-01 12:58:52 -04:00
2012-06-24 11:03:52 -07:00
2012-06-01 12:58:52 -04:00
2012-06-01 12:58:52 -04:00