Jisheng Zhang b7854efce2 net: mvpp2: replace MVPP2_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES
The mvpp2 ip maybe used in SoCs which may have have 64bytes cacheline
size. Replace the MVPP2_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES.

And since dma_alloc_coherent() is always cacheline size aligned, so
remove the align checks.

Signed-off-by: Jisheng Zhang <jszhang@marvell.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-03-31 15:15:01 -04:00
..
2016-03-18 23:14:15 -04:00
2016-03-10 10:30:21 +01:00
2016-01-25 10:51:52 -08:00
2016-03-17 21:05:01 -04:00
2016-02-14 14:36:04 -08:00
2016-03-23 14:35:31 -04:00
2016-03-13 22:08:01 -04:00
2016-03-13 22:40:24 -04:00
2016-03-13 22:40:24 -04:00
2016-03-17 21:05:01 -04:00
2016-03-13 22:40:24 -04:00
2016-03-01 15:54:30 -05:00
2016-03-01 15:54:31 -05:00