Catalin Marinas b3a1bde4db [ARM] 4108/2: Allow multiple GIC interrupt controllers in a system
The current implementation only assumes one GIC to be present in the
system. However, there are platforms with more than one cascaded interrupt
controllers (RealView/EB MPCore for example).

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-02-15 14:44:10 +00:00
..
2007-02-01 16:17:05 -08:00
2007-01-11 18:18:22 -08:00
2007-01-11 18:18:22 -08:00
2006-12-07 08:39:25 -08:00
2007-01-29 14:32:53 -08:00
2006-12-13 09:05:55 -08:00