Jeff Ohlstein 94790ec25f msm: timer: SMP timer support for msm
The msm provides timer hardware that is private to each core. Each
timer has separate counter and match registers, so we create separate
clock_event_devices for each core. For the global clocksource, use
cpu 0's counter.

Signed-off-by: Jeff Ohlstein <johlstei@codeaurora.org>
Signed-off-by: David Brown <davidb@codeaurora.org>
2011-01-07 15:54:44 -08:00
..
2010-12-15 14:13:16 -08:00
2010-06-15 13:19:43 -07:00
2010-05-13 16:08:20 -07:00
2010-05-13 16:08:20 -07:00
2010-12-16 13:53:39 -08:00
2010-06-07 16:16:33 -07:00
2010-10-06 09:01:17 -07:00
2010-10-06 09:01:16 -07:00
2010-10-06 09:01:18 -07:00
2011-01-07 15:54:44 -08:00
2010-05-12 09:13:56 -07:00
2010-11-16 12:23:58 -08:00
2010-11-16 12:23:56 -08:00
2011-01-07 15:54:44 -08:00
2010-05-12 09:14:41 -07:00